

DDR3L SDRAM

Device Operation

Contents

1. Functional Description
 - 1.1 Simplified State Diagram
 - 1.2 Basic Functionality
 - 1.3 RESET and Initialization Procedure
 - 1.3.1 Power-up Initialization Sequence
 - 1.3.2 Reset Initialization with Stable Power
 - 1.4 Register Definition
 - 1.4.1 Programming the Mode Registers
 - 1.4.2 Mode Register MR0
 - 1.4.3 Mode Register MR1
 - 1.4.4 Mode Register MR2
 - 1.4.5 Mode Register MR3
2. DDR3 DRAM Command Description and Operation
 - 2.1 Command Truth Table
 - 2.2 CKE Truth Table
 - 2.3 No Operation (NOP) Command
 - 2.4 Deselect Command
 - 2.5 DLL-off Mode
 - 2.6 DLL on/off switching procedure
 - 2.6.1 DLL “on” to DLL “off” Procedure
 - 2.6.2 DLL “off” to DLL “on” Procedure
 - 2.7 Input clock frequency change
 - 2.8 Write Leveling
 - 2.8.1 DRAM setting for write leveling & DRAM termination function in that mode
 - 2.8.2 Procedure Description
 - 2.8.3 Write Leveling Mode Exit
 - 2.9 Extended Temperature Usage
 - 2.9.1 Auto Self-Refresh mode - ASR Mode
 - 2.9.2 Self-Refresh Temperature Range - SRT
 - 2.10 Multi Purpose Register
 - 2.10.1 MPR Functional Description
 - 2.10.2 MPR Register Address Definition
 - 2.10.3 Relevant Timing Parameters
 - 2.10.4 Protocol Example
 - 2.11 ACTIVE Command
 - 2.12 PRECHARGE Command
 - 2.13 READ Operation
 - 2.13.1 READ Burst Operation
 - 2.13.2 READ Timing Definitions
 - 2.13.3 Burst Read Operation followed by a Precharge
 - 2.14 WRITE Operation
 - 2.14.1 Burst Operation
 - 2.14.2 WRITE Timing Violations
 - 2.14.3 Write Data Mask
 - 2.14.4 tWPRE Calculation

- 2.14.5 tWPST Calculation
- 2.15 Refresh Command
- 2.16 Self-Refresh Operation
- 2.17 Power-Down Modes
 - 2.17.1 Power-Down Entry and Exit
 - 2.17.2 Power-Down clarifications - Case 1
 - 2.17.3 Power-Down clarifications - Case 2
 - 2.17.4 Power-Down clarifications - Case 3
- 3. On-Die Termination (ODT)
 - 3.1 ODT Mode Register and ODT Truth Table
 - 3.2 Synchronous ODT Mode
 - 3.2.1 ODT Latency and Posted ODT
 - 3.2.2 Timing Parameters
 - 3.2.3 ODT during Reads
 - 3.3 Dynamic ODT
 - 3.3.1 Functional Description
 - 3.3.2 ODT Timing Diagrams
 - 3.4 Asynchronous ODT Mode
 - 3.4.1 Synchronous to Asynchronous ODT Mode Transitions
 - 3.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry
 - 3.4.3 Synchronous to Asynchronous ODT Mode Transition during Power-Down Exit
 - 3.4.4 Synchronous to Asynchronous ODT Mode during short CKE high and short CKE low periods
 - 3.5 ZQ Calibration Commands
 - 3.5.1 ZQ Calibrations Description
 - 3.5.2 ZQ Calibrations Timing
 - 3.5.3 ZQ External Resistor Value, Tolerance, and Capacitive loading
- 4. AC and DC Input Measurement Levels
 - 4.1 AC and DC Logic Input Levels for Single-Ended Signals
 - 4.1.1 AC and DC Input Levels for Single-Ended Command and Address Signals
 - 4.1.2 AC and DC Input Levels for Single-Ended Data Signals
 - 4.2 Vref Tolerances
 - 4.3 AC and DC Logic Input Levels for Differential Signals
 - 4.3.1 Differential signal definition
 - 4.3.2 Differential swing requirements for clock ($C_k - \overline{C_k}$) and strobe ($DQS - \overline{DQS}$)
 - 4.3.3 Single-ended requirements for differential signals
 - 4.4 Differential Input Cross Point Voltage
 - 4.5 Slew Rate Definitions for Single-Ended Input Signals
 - 4.6 Slew Rate Definitions for Differential Input Signals
- 5. AC and DC Output Measurement Levels
 - 5.1 Single Ended AC and DC Output Levels
 - 5.2 Differential AC and DC Output Levels
 - 5.3 Single Ended Output Slew Rate
 - 5.4 Differential Output Slew Rate
 - 5.5 Reference Load for AC Timing and Output Slew Rate
 - 5.6 Overshoot and Undershoot Specifications
 - 5.6.1 Address and Control Overshoot and Undershoot Specifications
 - 5.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

5.7 Output Driver DC Electrical Characteristics

5.7.1 Output Driver Temperature and Voltage sensitivity

5.8 On-Die Termination (ODT) Levels and I-V Characteristics

5.8.1 On-Die Termination (ODT) Levels and I-V Characteristics

5.8.2 ODT DC Electrical Characteristics

5.8.3 ODT Temperature and Voltage sensitivity

5.9 ODT Timing Definitions

5.9.1 Test Load for ODT Timings

5.9.2 ODT Timing Definitions

6. Electrical Characteristics & AC Timing for DDR3L-800 to DDR3L-1866

6.1 Clock Specification

6.1.1 Definition for tCK (avg)

6.1.2 Definition for tCK (abs)

6.1.3 Definition for tCH (avg) and tCL (avg)

6.1.4 Definition for tJIT (per) and tJIT (per, lck)

6.1.5 Definition for tJIT (cc) and tJIT (cc, lck)

6.1.6 Definition for tERR (nper)

6.2 Refresh parameters by device density

7. Electrical Characteristics and AC Timing

7.1 Timing Parameters for DD3L-800, DDR3L-1067, DDR3L-1333, and DDR3L-1600

7.2 Timing Parameters for DDR3L-1866 Speed Bins

7.3 Jitter Notes

7.4 Timing Parameter Notes

7.5 Address / Command Setup, Hold and Derating

7.6 Data Setup, Hold and Slew Rate Derating

1. Functional Description

1.1 Simplified State Diagram

This Simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.




Figure 1. Simplified State Diagram
Table 1: State Diagram Command Definitions

Abbreviation	Function	Abbreviation	Function	Abbreviation	Function
ACT	Active	Read	RD, RDS4, RDS8	PDE	Enter Power-down
PRE	Precharge	Read A	RDA, RDAS4, RDAS8	PDX	Exit Power-down
PREA	Precharge All	Write	WR, WRS4, WRS8	SRE	Self-Refresh entry
MRS	Mode Register Set	Write A	WRA, WRAS4, WRAS8	SRX	Self-Refresh exit
REF	Refresh	RESET	Start RESET Procedure	MPR	Multi-Purpose Register
ZQCL	ZQ Calibration Long	ZQCS	ZQ Calibration Short	-	-

Note : See "2.1 Command Truth Table" on page 21 for more details.

1.2 Basic Functionality

The DDR3 SDRAM is a high-speed dynamic random-access memory internally configured as an eight-bank DRAM. The DDR3 SDRAM uses a 8n prefetch architecture to achieve high-speed operation. The 8n prefetch architecture is combined with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM consists of a single 8n-bit wide, four clock data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write operation to the DDR3 SDRAM are burst oriented, start at a selected location, and continue for a burst length of eight or a 'chopped' burst of four in a programmed sequence. Operation begins with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be activated (BA0-BA2 select the bank; A0-A15 select the row; refer to "DDR3 SDRAM Addressing" in each datasheet for specific requirements). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst operation, determine if the auto precharge command is to be issued (via A10), and select BC4 or BL8 mode 'on the fly' (via A12) if enabled in the mode register.

Prior to normal operation, the DDR3 SDRAM must be powered up and initialized in a predefined manner. The following sections provide detailed information covering device reset and initialization, register definition, command descriptions, and device operation.

1.3 RESET and Initialization Procedure

1.3.1 Power-up Initialization Sequence

The following sequence is required for POWER UP and Initialization.

1. Apply power (RESET# is recommended to be maintained below $0.2 \times VDD$; all other inputs may be undefined). RESET# needs to be maintained for minimum 200 us with stable power. CKE is pulled "Low" any-time before RESET# being de-asserted (min. time 10 ns). The power voltage ramp time between 300 mV to VDDmin must be no greater than 200 ms; and during the ramp, $VDD > VDDQ$ and $(VDD - VDDQ) < 0.3$ volts.
 - VDD and VDDQ are driven from a single power converter output, AND
 - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finished, AND
 - Vref tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
 - Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
 - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
2. After RESET# is de-asserted, wait for another 500 us until CKE becomes active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
 3. Clocks (CK, CK#) need to be started and stabilized for at least 10 ns or 5 tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also, a NOP or Deselect command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE is registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
 4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as RESET# is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after RESET# deassertion until CKE is registered HIGH. The ODT input signal may be in undefined state until tIS before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT_NOM is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
 5. After CKE is being registered high, wait minimum of Reset CKE Exit time, tXPR, before issuing the first MRS command to load mode register. ($tXPR = \max(tXS ; 5 \times tCK)$)
 6. Issue MRS Command to load MR2 with all application settings. (To issue MRS command for MR2, provide "Low" to BA0 and BA2, "High" to BA1.)
 7. Issue MRS Command to load MR3 with all application settings. (To issue MRS command for MR3, provide "Low" to BA2, "High" to BA0 and BA1.)
 8. Issue MRS Command to load MR1 with all application settings and DLL enabled. (To issue "DLL Enable" command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 – BA2).
 9. Issue MRS Command to load MR0 with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).
 10. Issue ZQCL command to starting ZQ calibration.
 11. Wait for both tDLLK and tZQinit completed.
 12. The DDR3 SDRAM is now ready for normal operation.




Figure 2. Reset and Initialization Sequence at Power-on Ramping

1.3.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

1. Asserted RESET below 0.2 * VDD anytime when reset is needed (all other inputs may be undefined).
RESET needs to be maintained for minimum 100 ns. CKE is pulled “LOW” before RESET being de-asserted (min. time 10 ns).
2. Follow Power-up Initialization Sequence steps 2 to 11.
3. The Reset sequence is now completed; DDR3 SDRAM is ready for normal operation.




Figure 3. Reset Procedure at Power Stable Condition

1.4 Register Definition

1.4.1 Programming the Mode Registers

For application flexibility, various functions, features, and modes are programmable in four Mode Registers, provided by the DDR3 SDRAM, as user defined variables and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR#) are not defined, contents of Mode Registers must be fully initialized and/or re-initialized, i.e., written, after power up and/or reset for proper operation. Also the contents of the Mode Registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset do not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.

The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands shown in Figure 4




Figure 4. tMRD Timing

The MRS command to Non-MRS command delay, tMOD, is required for the DRAM to update the features, except DLL reset, and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DES shown in Figure 5





Figure 5. tMOD Timing

The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e., all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is high prior to writing into the mode register. If the RTT_NOM Feature is enabled in the Mode Register prior and/or after an MRS Command, the ODT Signal must continuously be registered LOW ensuring RTT is in an off State prior to the MRS command. The ODT Signal may be registered high after tMOD has expired. If the RTT_NOM Feature is disabled in the Mode Register prior and after an MRS command, the ODT Signal can be registered either LOW or HIGH before, during and after the MRS command. The mode registers are divided into various fields depending on the functionality and/or mode.

1.4.2 Mode Register MR0

The mode register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge Power-Down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on CS#, RAS#, CAS#, WE#, BA0, BA1, and BA2, while controlling the states of address pins according to Figure 6.



*1: BA2 and A13~A15 are RFU and must be programmed to 0 during MRS.

*2: WR (write recovery for autoprecharge)min in clock cycles is calculated by dividing tWR(ns) by tCK(ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns] / tCK[ns]). The WR value in the mode register must be programmed to be equal or larger than WRmin. The programmed WR value is used with tRP to determine tDAL.

*3: The table only shows the encodings for a given Cas Latency. For actual supported Cas Latency, please refer to speedbin tables for each frequency

*4: The table only shows the encodings for Write Recovery. For actual Write recovery timing, please refer to AC timingtable.

Figure 6. MR0 Definition

1.4.2.1 Burst Length, Type and Order

Accesses within a given burst may be programmed to sequential or interleaved order. The burst type is selected via bit A3 as shown in Figure 6. The ordering of accesses within a burst is determined by the burst length, burst type, and the starting column address as shown in Table 2. The burst length is defined by bits A0-A1. Burst length options include fixed BC4, fixed BL8, and 'on the fly' which allows BC4 or BL8 to be selected coincident with the registration of a Read or Write command via A12/BC#.

Table 2: Burst Type and Burst Order

Burst Length	READ/WRITE	Starting Column ADDRESS (A2,A1,A0)	burst type = Sequential (decimal) A3 = 0	burst type = Interleaved (decimal) A3 = 1	Notes
4 Chop	READ	0 0 0	0,1,2,3,T,T,T,T	0,1,2,3,T,T,T,T	1, 2, 3
		0 0 1	1,2,3,0,T,T,T,T	1,0,3,2,T,T,T,T	1, 2, 3
		0 1 0	2,3,0,1,T,T,T,T	2,3,0,1,T,T,T,T	1, 2, 3
		0 1 1	3,0,1,2,T,T,T,T	3,2,1,0,T,T,T,T	1, 2, 3
		1 0 0	4,5,6,7,T,T,T,T	4,5,6,7,T,T,T,T	1, 2, 3
		1 0 1	5,6,7,4,T,T,T,T	5,4,7,6,T,T,T,T	1, 2, 3
		1 1 0	6,7,4,5,T,T,T,T	6,7,4,5,T,T,T,T	1, 2, 3
		1 1 1	7,4,5,6,T,T,T,T	7,6,5,4,T,T,T,T	1, 2, 3
	WRITE	0,V,V	0,1,2,3,X,X,X,X	0,1,2,3,X,X,X,X	1, 2, 4, 5
		1,V,V	4,5,6,7,X,X,X,X	4,5,6,7,X,X,X,X	1, 2, 4, 5
8	READ	0 0 0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2
		0 0 1	1,2,3,0,5,6,7,4	1,0,3,2,5,4,7,6	2
		0 1 0	2,3,0,1,6,7,4,5	2,3,0,1,6,7,4,5	2
		0 1 1	3,0,1,2,7,4,5,6	3,2,1,0,7,6,5,4	2
		1 0 0	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3	2
		1 0 1	5,6,7,4,1,2,3,0	5,4,7,6,1,0,3,2	2
		1 1 0	6,7,4,5,2,3,0,1	6,7,4,5,2,3,0,1	2
		1 1 1	7,4,5,6,3,0,1,2	7,6,5,4,3,2,1,0	2
	WRITE	V,V,V	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7	2, 4
NOTE 1 In case of burst length being fixed to 4 by MR0 setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12/BC#, the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.					
NOTE 2 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.					
NOTE 3 T: Output driver for data and strobes are in high impedance.					
NOTE 4 V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.					
NOTE 5 X: Don't Care.					

1.4.2.2 CAS Latency

The CAS Latency is defined by MR0 (bits A9-A11) as shown in Figure 9. CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); $RL = AL + CL$. For more information on the supported CL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins" in each datasheet. For detailed Read operation, refer to "2.13 READ Operation" on page 44.

1.4.2.3 Test Mode

The normal operating mode is selected by MR0 (bit A7 = 0) and all other bits set to the desired values shown in Figure 6. Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM Manufacturer and should NOT be used. No operations or functionality is specified if A7 = 1.

1.4.2.4 DLL Reset

The DLL Reset bit is self-clearing, meaning that it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time that the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e., Read commands or ODT synchronous operations).

1.4.2.5 Write Recovery


The programmed WR value MR0 (bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL. WR (write recovery for auto-precharge) min in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer: $WR_{min}[cycles] = \text{Roundup}(tWR[\text{ns}]/tCK[\text{ns}])$. The WR must be programmed to be equal to or larger than tWR(min).

1.4.2.6 Precharge PD DLL

MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12 = 0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXP DLL to be met prior to the next valid command. When MR0 (A12 = 1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.

1.4.3 Mode Register MR1

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, Rtt_Nom impedance, additive latency, Write leveling enable, TDQS enable and Qoff. The Mode Register 1 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA0 and low on BA1 and BA2, while controlling the states of address pins according to Figure 7.



* 1 : BA2 and A8, A10, and A13 ~ A15 are RFU and must be programmed to 0 during MRS.

Figure 7. MR1 Definition

1.4.3.1 DLL Enable/Disable

MR1 (A0 = 0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enabled upon exit of Self-Refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSK, tAON or tAOOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, except when RTT_WR is enabled and the DLL is required for proper ODT operation. For more detailed information on DLL Disable operation refer to "2.5 DLL-off Mode" on page 25.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR, MR2 {A10, A9} = {0,0}, to disable Dynamic ODT externally.

1.4.3.2 Output Driver Impedance Control

The output driver impedance of the DDR3 SDRAM device is selected by MR1 (bits A1 and A5) as shown in Figure 7.

1.4.3.3 ODT Rtt Values

DDR3 SDRAM is capable of providing two different termination values (Rtt_Nom and Rtt_WR). The nominal termination value Rtt_Nom is programmed in MR1. A separate value (Rtt_WR) may be programmed in MR2 to enable a unique RTT value when ODT is enabled during writes. The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.

1.4.3.4 Additive Latency (AL)

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. In this operation, the DDR3 SDRAM allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings. A summary of the AL register options are shown in Table 3.

Table 3: Additive Latency (AL) Settings

A4	A3	AL
0	0	0 (AL Disabled)
0	1	CL - 1
1	0	CL - 2
1	1	Reserved

NOTE: AL has a value of CL - 1 or CL - 2 as per the CL values programmed in the MR0 register.

1.4.3.5 Write leveling

For better signal integrity, DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has the benefit of reducing the number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a 'write leveling' feature to allow the controller to compensate for skew. See "2.8 Write Leveling" on page 30 for more details.

1.4.3.6 Output Disable

The DDR3 SDRAM outputs may be enabled/disabled by MR1 (bit A12) as shown in Figure 7. When this feature is enabled (A12 = 1), all output pins (DQs, DQS, DQS#, etc.) are disconnected from the device, thus removing any loading of the output drivers. This feature may be useful when measuring module power, for example. For normal operation, A12 should be set to '0'.

1.4.3.7 TDQS, TDQS

TDQS (Termination Data Strobe) is a feature of X8 DDR3 SDRAM that provides additional termination resistance outputs that may be useful in some system configurations.

TDQS is not supported in X4 or X16 configurations. When enabled via the mode register, the same termination resistance function is applied to the TDQS/TDQS# pins that is applied to the DQS/DQS# pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM function is not supported. When the TDQS function is disabled, the DM function is provided and the TDQS# pin is not used. See Table 4 for details.

The TDQS function is available in X8 DDR3 SDRAM only and must be disabled via the mode register A11=0 in MR1 for X4 and X16 configurations.

Table 4: TDQS, TDQS Function Matrix

MR1 (A11)	DM / TDQS	NU / TDQS
0 (TDQS Disabled)	DM	Hi-Z
1 (TDQS Enabled)	TDQS	TDQS#

NOTE 1 If TDQS is enabled, the DM function is disabled.


NOTE 2 When not used, TDQS function can be disabled to save termination power.

NOTE 3 TDQS function is only available for X8 DRAM and must be disabled for X4 and X16.

1.4.4 Mode Register MR2

The Mode Register MR2 stores the data for controlling refresh related features, Rtt_WR impedance, and CAS write latency. The Mode Register 2 is written by asserting low on CS#, RAS#, CAS#, WE#, high on BA1 and low on BA0 and BA2, while controlling the states of address pins according to the table below.

MR2 Programming



* 1 : BA2, A5, A8, A11 ~ A15 are RFU and must be programmed to 0 during MRS.

* 2 : The Rtt_WR value can be applied during writes even when Rtt_Nom is disabled.
During write leveling, Dynamic ODT is not available.

Figure 8. MR2 Definition

1.4.4.1 Partial Array Self-Refresh (PASR)

For Hynix DDR3 SDRAM If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in Figure 8 will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

1.4.4.2 CAS Write Latency (CWL)

The CAS Write Latency is defined by MR2 (bits A3-A5), as shown in Figure 11. CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL); $WL = AL + CWL$. For more information on the supported CWL and AL settings based on the operating clock frequency, refer to "Standard Speed Bins" in each datasheet. For detailed Write operation refer to "2.14. WRITE Operation" on page 54.

1.4.4.3 Auto Self-Refresh (ASR) and Self-Refresh Temperature (SRT)

For more details refer to "2.9 Extended Temperature Usage" on page 34. Hynix DDR3 SDRAMs must support Self-Refresh operation at all supported temperatures. Applications requiring Self-Refresh operation in the Extended Temperature Range must use the optional ASR function or program the SRT bit appropriately.


1.4.4.4 Dynamic ODT (Rtt_WR)

DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. MR2 Register locations A9 and A10 configure the Dynamic ODT settings. In Write leveling mode, only RTT_Nom is available. For details on Dynamic ODT operation, refer to "3.3 Dynamic ODT" on page 77.

1.4.5 Mode Register MR3

The Mode Register MR3 controls Multi purpose registers. The Mode Register 3 is written by asserting low on CS, RAS, CAS, WE, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.

MR3 Programming



* 1 : BA2, A3 - A15 are RFU and must be programmed to 0 during MRS.

* 2 : The predefined pattern will be used for read synchronization.

* 3 : When MPR control is set for normal operation (MR3 A[2] = 0) then MR3 A[1:0] will be ignored.

Figure 9. MR3 Definition

1.4.5.1 Multi-Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode. For detailed MPR operation refer to "2.10 Multi Purpose Register" on page 36.

2. DDR3 SDRAM Command Description and Operation

2.1 Command Truth Table

Notes 1, 2, 3, and 4 apply to the entire Command Truth Table

Note 5 applies to all Read/Write commands

[BA=Bank Address, RA=Row Address, CA=Column Address, BC#=Burst Chop, X=Don't Care, V=Valid]

Table 5: Command Truth Table

Function	Abbreviation	CKE		CS	RAS	CAS	WE	BA0-BA2	A13-A15	A12-BC#	A10-AP	A0-A9, A11	Notes	
		Previous Cycle	Current Cycle											
Mode Register Set	MRS	H	H	L	L	L	L	BA	OP Code					
Refresh	REF	H	H	L	L	L	H	V	V	V	V	V	V	
Self Refresh Entry	SRE	H	L	L	L	L	H	V	V	V	V	V	V	7,9,12
Self Refresh Exit	SRX	L	H	H	X	X	X	X	X	X	X	X	X	7,8,9,12
				L	H	H	H	V	V	V	V	V	V	
Single Bank Precharge	PRE	H	H	L	L	H	L	BA	V	V	L	V		
Precharge all Banks	PREA	H	H	L	L	H	L	V	V	V	H	V		
Bank Activate	ACT	H	H	L	L	H	H	BA	Row Address (RA)					
Write (Fixed BL8 or BC4)	WR	H	H	L	H	L	L	BA	RFU	V	L	CA		
Write (BC4, on the Fly)	WRS4	H	H	L	H	L	L	BA	RFU	L	L	CA		
Write (BL8, on the Fly)	WRS8	H	H	L	H	L	L	BA	RFU	H	L	CA		
Write with Auto Precharge (Fixed BL8 or BC4)	WRA	H	H	L	H	L	L	BA	RFU	V	H	CA		
Write with Auto Precharge (BC4, on the Fly)	WRAS4	H	H	L	H	L	L	BA	RFU	L	H	CA		
Write with Auto Precharge (BL8, on the Fly)	WRAS8	H	H	L	H	L	L	BA	RFU	H	H	CA		
Read (Fixed BL8 or BC4)	RD	H	H	L	H	L	H	BA	RFU	V	L	CA		
Read (BC4, on the Fly)	RDS4	H	H	L	H	L	H	BA	RFU	L	L	CA		
Read (BL8, on the Fly)	RDS8	H	H	L	H	L	H	BA	RFU	H	L	CA		
Read with Auto Precharge (Fixed BL8 or BC4)	RDA	H	H	L	H	L	H	BA	RFU	V	H	CA		
Read with Auto Precharge (BC4, on the Fly)	RDAS4	H	H	L	H	L	H	BA	RFU	L	H	CA		
Read with Auto Precharge (BL8, on the Fly)	RDAS8	H	H	L	H	L	H	BA	RFU	H	H	CA		
No Operation	NOP	H	H	L	H	H	H	V	V	V	V	V	10	
Device Deselected	DES	H	H	H	X	X	X	X	X	X	X	X	X	11
Power Down Entry	PDE	H	L	L	H	H	H	V	V	V	V	V	V	6,12
				H	X	X	X	X	X	X	X	X	X	
Power Down Exit	PDX	L	H	L	H	H	H	V	V	V	V	V	V	6,12
				H	X	X	X	X	X	X	X	X	X	
ZQ Calibration Long	ZQCL	H	H	L	H	H	L	X	X	X	H	X		
ZQ Calibration Short	ZQCS	H	H	L	H	H	L	X	X	X	L	X		

Table 5: Command Truth Table

Function	Abbreviation	CKE		<u>CS</u>	<u>RAS</u>	<u>CAS</u>	WE	BA0-BA2	A13-A15	A12-BC#	A10-AP	A0-A9, A11	Notes
		Previous Cycle	Current Cycle										
NOTE 1	All DDR3 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE# and CKE at the rising edge of the clock. The MSB of BA, RA and CA are device density and configuration dependant.												
NOTE 2	RESET# is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.												
NOTE 3	Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.												
NOTE 4	"V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".												
NOTE 5	Burst reads or writes cannot be terminated or interrupted and Fixed/on-the-Fly BL will be defined by MRS.												
NOTE 6	The Power Down Mode does not perform any refresh operation.												
NOTE 7	The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.												
NOTE 8	Self Refresh Exit is asynchronous.												
NOTE 9	VREF(Both VrefDQ and VrefCA) must be maintained during Self Refresh operation. VrefDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VrefDQ is valid and stable prior to CKE going back High and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh.												
NOTE 10	The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.												
NOTE 11	The Deselect command performs the same function as No Operation command.												
NOTE 12	Refer to the CKE Truth Table for more detail with CKE transition.												

2.2 CKE Truth Table

Notes 1-7 apply to the entire CKE Truth Table.

For Power-down entry and exit parameters See "2.17 Power-Down Modes" on page 66.

CKE low is allowed only if tMRD and tMOD are satisfied.

Table 6: CKE Truth Table

Current State ²	CKE		Command (N) ³ RAS#, CAS#, WE#, CS#	Action (N) ³	Notes
	Previous Cycle ¹ (N-1)	Current Cycle ¹ (N)			
Power-Down	L	L	X	Maintain Power-Down	14, 15
	L	H	DESELECT or NOP	Power-Down Exit	11,14
Self-Refresh	L	L	X	Maintain Self-Refresh	15,16
	L	H	DESELECT or NOP	Self-Refresh Exit	8,12,16
Bank(s) Active	H	L	DESELECT or NOP	Active Power-Down Entry	11,13,14
Reading	H	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Writing	H	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Precharging	H	L	DESELECT or NOP	Power-Down Entry	11,13,14,17
Refreshing	H	L	DESELECT or NOP	Precharge Power-Down Entry	11
All Banks Idle	H	L	DESELECT or NOP	Precharge Power-Down Entry	11,13,14,18
	H	L	REFRESH	Self-Refresh	9,13,18
For more details with all signals See "2.1 Command Truth Table" on page 21.					10

NOTE 1 CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.

NOTE 2 Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.

NOTE 3 COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.

NOTE 4 All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

NOTE 5 The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.

NOTE 6 CKE must be registered with the same value on tCKEmin consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the tCKEmin clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of tIS + tCKEmin + tIH.

NOTE 7 DESELECT and NOP are defined in the Command Truth Table.

NOTE 8 On Self-Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDL is satisfied.

NOTE 9 Self-Refresh mode can only be entered from the All Banks Idle state.

NOTE 10 Must be a legal command as defined in the Command Truth Table.

NOTE 11 Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.

NOTE 12 Valid commands for Self-Refresh Exit are NOP and DESELECT only.

NOTE 13 Self-Refresh can not be entered during Read or Write operations. For a detailed list of restrictions See "2.16 Self-Refresh Operation" on page 64 and See "2.17 Power-Down Modes" on page 66.

2.3 No OPeration (NOP) Command

The No OPeration (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (CS# LOW and RAS#, CAS#, and WE# HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

2.4 Deselect Command

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

2.5 DLL-off Mode

DDR3 DLL-off mode is entered by setting MR1 bit A0 to “1”; this will disable the DLL for subsequent operations until A0 bit is set back to “0”. The MR1 A0 bit for DLL control can be switched either during initialization or later. Refer to "2.7 Input clock frequency change" on page 28.


The DLL-off Mode operations listed below are an optional feature for DDR3. The maximum clock frequency for DLL-off Mode is specified by the parameter tCKDLL_OFF. There is no minimum frequency limit besides the need to satisfy the refresh interval, tREFI.

Due to latency counter and timing restrictions, only one value of CAS Latency (CL) in MR0 and CAS Write Latency (CWL) in MR2 are supported. The DLL-off mode is only required to support setting of both CL=6 and CWL=6.

DLL-off mode will affect the Read data Clock to Data Strobe relationship (tDQSCK), but not the Data Strobe to Data relationship (tDQSQ, tQH). Special attention is needed to line up Read data to controller time domain.

Comparing with DLL-on mode, where tDQSCK starts from the rising clock edge (AL+CL) cycles after the Read command, the DLL-off mode tDQSCK starts (AL+CL - 1) cycles after the read command. Another difference is that tDQSCK may not be small compared to tCK (it might even be larger than tCK) and the difference between tDQSCKmin and tDQSCKmax is significantly larger than in DLL-on mode. tDQSCK(DLL_off) values are vendor specific.

The timing relations on DLL-off mode READ operation are shown in the following Timing Diagram (CL=6, BL=8):



TRANSITIONING DATA DON'T CARE

Figure 10. DLL-off mode READ Timing Operation


2.6 DLL on/off switching procedure

DDR3 DLL-off mode is entered by setting MR1 bit A0 to “1”; this will disable the DLL for subsequent operations until A0 bit is set back to “0”.

2.6.1 DLL “on” to DLL “off” Procedure

To switch from DLL “on” to DLL “off” requires the frequency to be changed during Self-Refresh, as outlined in the following procedure:

1. Starting from Idle state (All banks pre-charged, all timings fulfilled, and DRAMs On-die Termination resistors, RTT, must be in high impedance state before MRS to MR1 to disable the DLL.)
2. Set MR1 bit A0 to “1” to disable the DLL.
3. Wait tMOD.
4. Enter Self Refresh Mode; wait until (tCKSRE) is satisfied.
5. Change frequency, in guidance with "2.7 Input clock frequency change" on page 28.
6. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
7. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until all tMOD timings from any MRS command are satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until all tMOD timings from any MRS command are satisfied. If both ODT features were disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
8. Wait tXS, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. A ZQCL command may also be issued after tXS).
9. Wait for tMOD, then DRAM is ready for next command.



- NOTES:
1. Starting with Idle State, RTT in Hi-Z state
 2. Disable DLL by setting MR1 Bit A0 to 1
 3. Enter SR
 4. Change Frequency
 5. Clock must be stable tCKSRX
 6. Exit SR
 7. Update Mode registers with DLL off parameters setting
 8. Any valid command

 TIME BREAK
  DON'T CARE

Figure 11. DLL Switch Sequence from DLL-on to DLL-off

2.6.2 DLL “off” to DLL “on” Procedure

To switch from DLL “off” to DLL “on” (with required frequency change) during Self-Refresh:

1. Starting from Idle state (All banks pre-charged, all timings fulfilled and DRAMs On-die Termination resistors (RTT) must be in high impedance state before Self-Refresh mode is entered.)
2. Enter Self Refresh Mode, wait until tCKSRE satisfied.
3. Change frequency, in guidance with "2.7 Input clock frequency change" on page 28.
4. Wait until a stable clock is available for at least (tCKSRX) at DRAM inputs.
5. Starting with the Self Refresh Exit command, CKE must continuously be registered HIGH until tDLLK timing from subsequent DLL Reset command is satisfied. In addition, if any ODT features were enabled in the mode registers when Self Refresh mode was entered, the ODT signal must continuously be registered LOW until tDLLK timings from subsequent DLL Reset command is satisfied. If both ODT features are disabled in the mode registers when Self Refresh mode was entered, ODT signal can be registered LOW or HIGH.
6. Wait tXS, then set MR1 bit A0 to “0” to enable the DLL.
7. Wait tMRD, then set MR0 bit A8 to “1” to start DLL Reset.
8. Wait tMRD, then set Mode Registers with appropriate values (especially an update of CL, CWL and WR may be necessary. After tMOD satisfied from any proceeding MRS command, a ZQCL command may also be issued during or after tDLLK.)
9. Wait for tMOD, then DRAM is ready for next command (Remember to wait tDLLK after DLL Reset before applying command requiring a locked DLL!). In addition, wait also for tZQoper in case a ZQCL command was issued.




Figure 12. DLL Switch Sequence from DLL Off to DLL On


2.7 Input clock frequency change

Once the DDR3 SDRAM is initialized, the DDR3 SDRAM requires the clock to be “stable” during almost all states of normal operation. This means that, once the clock frequency has been set and is to be in the “stable state”, the clock period is not allowed to deviate except for what is allowed for by the clock jitter and SSC (spread spectrum clocking) specifications.

The input clock frequency can be changed from one stable clock rate to another stable clock rate under two conditions: (1) Self-Refresh mode and (2) Precharge Power-down mode. Outside of these two modes, it is illegal to change the clock frequency.

For the first condition, once the DDR3 SDRAM has been successfully placed in to Self-Refresh mode and t_{CKSRE} has been satisfied, the state of the clock becomes a don’t care. Once a don’t care, changing the clock frequency is permissible, provided the new clock frequency is stable prior to t_{CKSRX} . When entering and exiting Self-Refresh mode for the sole purpose of changing the clock frequency, the Self-Refresh entry and exit specifications must still be met as outlined in See “2.16 Self-Refresh Operation” on page 64. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. Any frequency change below the minimum operating frequency would require the use of DLL_on-mode -> DLL_off-mode transition sequence, refer to “2.6 DLL on/off switching procedure” on page 26.

The second condition is when the DDR3 SDRAM is in Precharge Power-down mode (either fast exit mode or slow exit mode). If the RTT_NOM feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state. If the RTT_NOM feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case. A minimum of t_{CKSRE} must occur after CKE goes LOW before the clock frequency may change. The DDR3 SDRAM input clock frequency is allowed to change only within the minimum and maximum operating frequency specified for the particular speed grade. During the input clock frequency change, ODT and CKE must be held at stable LOW levels. Once the input clock frequency is changed, stable new clocks must be provided to the DRAM t_{CKSRX} before Precharge Power-down may be exited; after Precharge Power-down is exited and tXP has expired, the DLL must be RESET via MRS. Depending on the new clock frequency, additional MRS commands may need to be issued to appropriately set the WR, CL, and CWL with CKE continuously registered high. During DLL re-lock period, ODT must remain LOW and CKE must remain HIGH. After the DLL lock time, the DRAM is ready to operate with new clock frequency. This process is depicted in Figure 13 on page 29.



- NOTES:
1. Applicable for both SLOW EXIT and FAST EXIT Precharge Power-down
 2. t_{AOPFD} and t_{AOF} must be satisfied and outputs High-Z prior to T1; refer to ODT timing section for exact requirements
 3. If the RTT_NOM feature was enabled in the mode register prior to entering Precharge power down mode, the ODT signal must continuously be registered LOW ensuring RTT is in an off state, as shown in Figure 13. If the RTT_NOM feature was disabled in the mode register prior to entering Precharge power down mode, RTT will remain in the off state. The ODT signal can be registered either LOW or HIGH in this case.

Figure 13. Change Frequency during Precharge Power-down

2.8 Write Leveling

For better signal integrity, the DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has benefits from reducing number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a ‘write leveling’ feature to allow the controller to compensate for skew.

The memory controller can use the ‘write leveling’ feature and feedback from the DDR3 SDRAM to adjust the DQS - DQS# to CK - CK# relationship. The memory controller involved in the leveling must have adjustable delay setting on DQS - DQS# to align the rising edge of DQS - DQS# with that of the clock at the DRAM pin. The DRAM asynchronously feeds back CK - CK#, sampled with the rising edge of DQS - DQS#, through the DQ bus. The controller repeatedly delays DQS - DQS# until a transition from 0 to 1 is detected. The DQS - DQS# delay established through this exercise would ensure tDQSS specification. Besides tDQSS, tDSS and tDSH specification also needs to be fulfilled. One way to achieve this is to combine the actual tDQSS in the application with an appropriate duty cycle and jitter on the DQS - DQS# signals. Depending on the actual tDQSS in the application, the actual values for tDQL and tDQSH may have to be better than the absolute limits provided in the chapter "AC Timing Parameters" in order to satisfy tDSS and tDSH specification. A conceptual timing of this scheme is shown in Figure 14.




Figure 14. Write Leveling Concept

DQS - DQS# driven by the controller during leveling mode must be terminated by the DRAM based on ranks populated. Similarly, the DQ bus driven by the DRAM must also be terminated at the controller.

One or more data bits should carry the leveling feedback to the controller across the DRAM configurations X4, X8, and X16. On a X16 device, both byte lanes should be leveled independently. Therefore, a separate feedback mechanism should be available for each byte lane. The upper data bits should provide the feedback of the upper diff_DQS(diff_UDQS) to clock relationship whereas the lower data bits would indicate the lower diff_DQS(diff_LDQS) to clock relationship.

2.8.1 DRAM setting for write leveling & DRAM termination function in that mode

DRAM enters into Write leveling mode if A7 in MR1 set 'High' and after finishing leveling, DRAM exits from write leveling mode if A7 in MR1 set 'Low' (Table 7). Note that in write leveling mode, only DQS/DQS# terminations are activated and deactivated via ODT pin, unlike normal operation (Table 8).

Table 7: MR setting involved in the leveling procedure

Function	MR1	Enable	Disable
Write leveling enable	A7	1	0
Output buffer mode (Qoff)	A12	0	1

Table 8: DRAM termination function in the leveling mode

ODT pin @DRAM	DQS/DQS# termination	DQs termination
De-asserted	Off	Off
Asserted	On	Off


NOTE: In Write Leveling Mode with its output buffer disabled (MR1[bit7] = 1 with MR1[bit12] = 1) all RTT_Nom settings are allowed; in Write Leveling Mode with its output buffer enabled (MR1[bit7] = 1 with MR1[bit12] = 0) only RTT_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.

2.8.2 Procedure Description

The Memory controller initiates Leveling mode of all DRAMs by setting bit 7 of MR1 to 1. When entering write leveling mode, the DQ pins are in undefined driving mode. During write leveling mode, only NOP or DESELECT commands are allowed, as well as an MRS command to change Qoff bit (MR1[A12]) and an MRS command to exit write leveling (MR1[A7]). Upon exiting write leveling mode, the MRS command performing the exit (MR1[A7]=0) may also change MR1 bits of A12-A11, A9, A6-A5, and A2-A1. Since the controller levels one rank at a time, the output of other ranks must be disabled by setting MR1 bit A12 to 1. The Controller may assert ODT after tMOD, at which time the DRAM is ready to accept the ODT signal.

The Controller may drive DQS low and DQS# high after a delay of tWLDDQSEN, at which time the DRAM has applied on-die termination on these signals. After tDQLS and tWLMDR, the controller provides a single DQS, DQS# edge which is used by the DRAM to sample CK - CK# driven from controller. tWLMDR(max) timing is controller dependent.

DRAM samples CK - CK# status with rising edge of DQS - DQS# and provides feedback on all the DQ bits asynchronously after tWLO timing. Either one or all data bits ("prime DQ bit(s)") provide the leveling feedback. The DRAM's remaining DQ bits are driven Low statically after the first sampling procedure. There is a DQ output uncertainty of tWLOE defined to allow mismatch on DQ bits. The tWLOE period is defined from the transition of the earliest DQ bit to the corresponding transition of the latest DQ bit. There are no read strobes (DQS/DQS#) needed for these DQs. Controller samples incoming DQ and decides to increment or decrement DQS - DQS# delay setting and launches the next DQS/DQS# pulse after some time, which is controller dependent. Once a 0 to 1 transition is detected, the controller locks DQS - DQS# delay setting and write leveling is achieved for the device. Figure 15 describes the timing diagram and parameters for the overall Write Leveling procedure.



NOTES:

1. DRAM has the option to drive leveling feedback on a prime DQ or all DQs. If feedback is driven only on one DQ, the remaining DQs must be driven low, as shown in above Figure, and maintained at this state through out the leveling procedure.
2. MRS: Load MR1 to enter write leveling mode.
3. NOP: NOP or Deselect.
4. diff_DQS is the differential data strobe (DQS, DQS#). Timing reference points are the zero crossings. DQS is shown with solid line, DQS# is shown with dotted line.
5. CK, CK# : CK is shown with solid dark line, whereas CK# is drawn with dotted line.
6. DQS, DQS# needs to fulfill minimum pulse width requirements tDQSH(min) and tDQSL(min) as defined for regular Writes; the max pulse width is system dependent.

Figure 15. Timing details of Write leveling sequence [DQS-DQS] is capturing CK-CK low at T1 and CK-CK high at T2

2.8.3 Write Leveling Mode Exit

The following sequence describes how the Write Leveling Mode should be exited:

1. After the last rising strobe edge (see ~T0), stop driving the strobe signals (see ~Tc0). Note: From now on, DQ pins are in undefined driving mode, and will remain undefined, until tMOD after the respective MR command (Te1).
2. Drive ODT pin low (tLS must be satisfied) and continue registering low. (see Tb0).
3. After the RTT is switched off, disable Write Level Mode via MRS command (see Tc2).
4. After tMOD is satisfied (Te1), any valid command may be registered. (MR commands may be issued after tMRD (Td1)).




Figure 16. Timing details of Write leveling exit

2.9 Extended Temperature Usage

Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material:

- Auto Self-refresh supported
- Extended Temperature Range supported
- Double refresh required for operation in the Extended Temperature Range (applies only for devices supporting the Extended Temperature Range)

Table 9: Mode Register Description

Field	Bits	Description
ASR	MR2 (A6)	Auto Self-Refresh (ASR) (Optional) when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate T_{OPER} during subsequent Self-Refresh operation 0 = Manual SR Reference (SRT) 1 = ASR enable (optional)
SRT	MR2 (A7)	Self-Refresh Temperature (SRT) Range If ASR = 0, the SRT bit must be programmed to indicate T_{OPER} during subsequent Self-Refresh operation If ASR = 1, SRT bit must be set to 0 _b 0 = Normal operating temperature range 1 = Extended (optional) operating temperature range

2.9.1 Auto Self-Refresh mode - ASR Mode (optional)

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6 = 1_b and MR2 bit A7 = 0_b. The DRAM will manage Self-Refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage Self-Refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0_b.

If the ASR mode is not enabled (MR2 bit.A6 = 0_b), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during Self-Refresh operation.

Support of the ASR option does not automatically imply support of the Extended Temperature Range.

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range and Auto Self-Refresh option availability.

2.9.2 Self-Refresh Temperature Range - SRT

SRT applies to devices supporting Extended Temperature Range only. If ASR = 0_b, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT = 0_b, then the DRAM will set an appropriate refresh rate for Self-Refresh operation in the Normal Temperature Range. If SRT = 1_b, then the DRAM will set an appropriate, potentially different, refresh rate to allow Self-Refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.

For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0_b and the DRAM should not be operated outside the Normal Temperature Range.

Please refer to the supplier data sheet and/or the DIMM SPD for Extended Temperature Range availability.

Table 10: Self-Refresh mode summary

MR2 A[6]	MR2 A[7]	Self-Refresh operation	Allowed Operating Temperature Range for Self-Refresh Mode
0	0	Self-refresh rate appropriate for the Normal Temperature Range	Normal (0 - 85 °C)
0	1	Self-refresh rate appropriate for either the Normal or Extended Temperature Ranges. The DRAM must support Extended Temperature Range. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.	Normal and Extended (0 - 95 °C)
1	0	ASR enabled (for devices supporting ASR and Normal Temperature Range). Self-Refresh power consumption is temperature dependent	Normal (0 - 85 °C)
1	0	ASR enabled (for devices supporting ASR and Extended Temperature Range). Self-Refresh power consumption is temperature dependent	Normal and Extended (0 - 95 °C)
1	1	Illegal	

2.10 Multi Purpose Register

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. The basic concept of the MPR is shown in Figure 17.




Figure 17. MPR Block Diagram

To enable the MPR, a MODE Register Set (MRS) command must be issued to MR3 Register with bit A2 = 1, as shown in Table 11. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. The resulting operation, when a RD or RDA command is issued, is defined by MR3 bits A[1:0] when the MPR is enabled as shown in Table 12. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (MR3 bit A2 = 0). Note that in MPR mode RDA has the same functionality as a READ command which means the auto pre-charge part of RDA is ignored. Power-Down mode, Self-Refresh, and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

Table 11: MPR MR3 Register Definition

MR3 A[2]	MR3 A[1:0]	Function
MPR	MPR-Loc	
0b	don't care (0b or 1b)	Normal operation, no MPR transaction. All subsequent Reads will come from DRAM array. All subsequent Write will go to DRAM array.
1b	See Table 13	Enable MPR mode, subsequent RD/RDA commands defined by MR3 A[1:0].

2.10.1 MPR Functional Description

- One bit wide logical interface via all DQ pins during READ operation.
- Register Read on x4:
 - DQ[0] drives information from MPR.
 - DQ[3:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x8:
 - DQ[0] drives information from MPR.
 - DQ[7:1] either drive the same information as DQ[0], or they drive 0b.
- Register Read on x16:
 - DQL[0] and DQU[0] drive information from MPR.
 - DQL[7:1] and DQU[7:1] either drive the same information as DQL[0], or they drive 0b.
- Addressing during for Multi Purpose Register reads for all MPR agents:
 - BA[2:0]: don't care
 - A[1:0]: A[1:0] must be equal to '00'b. Data read burst order in nibble is fixed
 - A[2]: For BL=8, A[2] must be equal to 0b, burst order is fixed to [0,1,2,3,4,5,6,7], *) For Burst Chop 4 cases, the burst order is switched on nibble base A[2]=0b, Burst order: 0,1,2,3 *) A[2]=1b, Burst order: 4,5,6,7 *)
 - A[9:3]: don't care
 - A10/AP: don't care
 - A12/BC: Selects burst chop mode on-the-fly, if enabled within MR0.
 - A11, A13,... (if available): don't care
- Regular interface functionality during register reads:
 - Support two Burst Ordering which are switched with A2 and A[1:0]=00b.
 - Support of read burst chop (MRS and on-the-fly via A12/BC)
 - All other address bits (remaining column address bits including A10, all bank address bits) will be ignored by the DDR3 SDRAM.
 - Regular read latencies and AC timings apply.
 - DLL must be locked prior to MPR Reads.

NOTE: *) Burst order bit 0 is assigned to LSB and burst order bit 7 is assigned to MSB of the selected MPR agent.

2.10.2 MPR Register Address Definition

Table 12 provides an overview of the available data locations, how they are addressed by MR3 A[1:0] during a MRS to MR3, and how their individual bits are mapped into the burst order bits during a Multi Purpose Register Read.

Table 12: MPR MR3 Register Definition

MR3 A[2]	MR3 A[1:0]	Function	Burst Length	Read Address A[2:0]	Burst Order and Data Pattern
1b	00b	Read Predefined Pattern for System Calibration	BL8	000b	Burst order 0,1,2,3,4,5,6,7 Pre-defined Data Pattern [0,1,0,1,0,1,0,1]
			BC4	000b	Burst order 0,1,2,3 Pre-defined Data Pattern [0,1,0,1]
			BC4	100b	Burst order 4,5,6,7 Pre-defined Data Pattern [0,1,0,1]
1b	01b	RFU	BL8	000b	Burst order 0,1,2,3,4,5,6,7
			BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
1b	10b	RFU	BL8	000b	Burst order 0,1,2,3,4,5,6,7
			BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
1b	11b	RFU	BL8	000b	Burst order 0,1,2,3,4,5,6,7
			BC4	000b	Burst order 0,1,2,3
			BC4	100b	Burst order 4,5,6,7
NOTE: Burst order bit 0 is assigned to LSB and the burst order bit 7 is assigned to MSB of the selected MPR agent.					

2.10.3 Relevant Timing Parameters

The following AC timing parameters are important for operating the Multi Purpose Register: tRP, tMRD, tMOD, and tMPRR. For more details refer to "6. Electrical Characteristics & AC Timing for DDR3L-800 to DDR3L-1866" on page 114.

2.10.4 Protocol Example

Protocol Example (This is one example):

Read out predetermined read-calibration pattern.

Description: Multiple reads from Multi Purpose Register, in order to do system level read timing calibration based on predetermined and standardized pattern.

Protocol Steps:

- Precharge All.
- Wait until tRP is satisfied.
- MRS MR3, Opcode “A2 = 1b” and “A[1:0] = 00b”
 - Redirect all subsequent reads into the Multi Purpose Register, and load Pre-defined pattern into MPR.
- Wait until tMRD and tMOD are satisfied (Multi Purpose Register is then ready to be read). During the period MR3 A2 =1, no data write operation is allowed.

- Read:
 - A[1:0] = '00'b (Data burst order is fixed starting at nibble, always 00b here)
 - A[2] = '0'b (For BL=8, burst order is fixed as 0,1,2,3,4,5,6,7)
 - A12/BC = 1 (use regular burst length of 8)
 - All other address pins (including BA[2:0] and A10/AP): don't care
- After RL = AL + CL, DRAM bursts out the predefined Read Calibration Pattern.
- Memory controller repeats these calibration reads until read data capture at memory controller is optimized.
- After end of last MPR read burst, wait until tMPRR is satisfied.
- MRS MR3, Opcode "A2 = 0b" and "A[1:0] = valid data but value are don't care"
 - All subsequent read and write accesses will be regular reads and writes from/to the DRAM array.
- Wait until tMRD and tMOD are satisfied.
- Continue with "regular" DRAM commands, like activate a memory bank for regular read or write access,...




Figure 18. MPR Readout of predefined pattern, BL8 fixed burst order, single readout




Figure 19. MPR Readout of predefined pattern, BL8 fixed burst order, back-to-back readout




Figure 20. MPR Readout of predefined pattern, BC4, lower nibble then upper nibble




Figure 21. MPR Readout of predefined pattern, BC4, upper nibble then lower nibble

2.11 ACTIVE Command

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0-BA2 inputs selects the bank, and the address provided on inputs A0-A15 selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

2.12 PRECHARGE Command

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

2.13 READ Operation

2.13.1 READ Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)

A12 = 1, BL8

A12 is used only for burst length control, not as a column address.




Figure 22. READ Burst Operation RL = 5 (AL = 0, CL = 5, BL8)




Figure 23. READ Burst Operation RL = 9 (AL = 4, CL = 5, BL8)

2.13.2 READ Timing Definitions

Read timing is shown in Figure 24 and is applied when the DLL is enabled and locked.

Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the DQS, DQS# differential output high time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tQLS describes the DQS, DQS# differential output low time.
- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined.




Figure 24. READ Timing Definition

2.13.2.1 READ Timing; Clock to Data Strobe relationship

Clock to Data Strobe relationship is shown in Figure 25 and is applied when the DLL is enabled and locked.


Rising data strobe edge parameters:

- tDQSCK min/max describes the allowed range for a rising data strobe edge relative to CK, CK#.
- tDQSCK is the actual position of a rising strobe edge relative to CK, CK#.
- tQSH describes the data strobe high pulse width.

Falling data strobe edge parameters:

- tQSL describes the data strobe low pulse width.

tLZ(DQS), tHZ(DQS) for preamble/postamble (see 2.13.2.3 tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ (DQ) Calculation and Figure 27)



- NOTES:**
1. Within a burst, rising strobe edge is not necessarily fixed to be always at tDQSCK(min) or tDQSCK(max). Instead, rising strobe edge can vary between tDQSCK(min) and tDQSCK(max).
 2. Notwithstanding note 1, a rising strobe edge with tDQSCK(max) at T(n) can not be immediately followed by a rising strobe edge with tDQSCK(min) at T(n+1). This is because other timing relationships (tQSH, tQSL) exist:
 - if $tDQSCK(n+1) < 0$:

$$tDQSCK(n) < 1.0 \text{ tCK} - (tQSH_{min} + tQSL_{min}) - |tDQSCK(n+1)|$$
 3. The DOS, DQS# differential output high time is defined by tQSH and the DOS, DQS# differential output low time is defined by tQSL.
 4. Likewise, tLZ(DQS)min and tHZ(DQS)min are not tied to tDQSCKmin (early strobe case) and tLZ(DQS)max and tHZ(DQS)max are not tied to tDQSCKmax (late strobe case).
 5. The minimum pulse width of read preamble is defined by tRPRE(min).
 6. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZDSQ(max) on the right side.
 7. The minimum pulse width of read postamble is defined by tRPST(min).
 8. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.

Figure 25. Clock to Data Strobe Relationship

2.13.2.2 READ Timing; Data Strobe to Data relationship

The Data Strobe to Data relationship is shown in Figure 26 and is applied when the DLL is enabled and locked.


Rising data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

Falling data strobe edge parameters:

- tDQSQ describes the latest valid transition of the associated DQ pins.
- tQH describes the earliest invalid transition of the associated DQ pins.

tDQSQ; both rising/falling edges of DQS, no tAC defined



NOTES:

1. BL = 8, RL = 5 (AL = 0, CL = 5)
2. Dout_n = data-out from column n.
3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
4. BL8 setting activated by either MRO[A1:0 = 00] or MRO[A1:0 = 01] and A12 = 1 during READ command at T0.
5. Output timings are referenced to VDDQ/2, and DLL on for locking.
6. tDQSQ defines the skew between DQS,DQS# to Data and does not define DQS,DQS# to Clock.
7. Early Data transitions may not always happen at the same DQ. Data transitions of a DQ can vary (either early or late) within a burst.

 TRANSITIONING DATA  DON'T CARE

Figure 26. Data Strobe to Data Relationship

2.13.2.3 tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ (DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ). Figure 27 shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as singled ended.




Figure 27. tLZ and tHZ method for calculating transitions and endpoints

2.13.2.4 tRPRE Calculation

The method for calculating differential pulse widths for tRPRE is shown in Figure 28.




Figure 28. Method for calculating tRPRE transitions and endpoints

2.13.2.5 tRPST Calculation

The method for calculating differential pulse widths for tRPST is shown in Figure 29.




Figure 29. Method for calculating tRPST transitions and endpoints




Figure 30. READ (BL8) to READ (BL8)




Figure 31. Nonconsecutive READ (BL8) to READ (BL8), tCCD=5




Figure 32. READ (BC4) to READ (BC4)




Figure 33. READ (BL8) to WRITE (BL8)




Figure 34. READ (BC4) to WRITE (BC4) OTF




Figure 35. READ (BL8) to READ (BC4) OTF




Figure 36. READ (BC4) to READ (BL8) OTF




Figure 37. READ (BC4) to WRITE (BL8) OTF




Figure 38. READ (BL8) to WRITE (BC4) OTF

2.13.3 Burst Read Operation followed by a Precharge

The minimum external Read command to Precharge command spacing to the same bank is equal to AL + tRTP with tRTP being the Internal Read Command to Precharge Command Delay. Note that the minimum ACT to PRE timing, tRAS, must be satisfied as well. The minimum value for the Internal Read Command to Precharge Command Delay is given by tRTP.MIN = max(4 × nCK, 7.5 ns). A new bank active command may be issued to the same bank if the following two conditions are satisfied simultaneously:

1. The minimum RAS precharge time (tRP.MIN) has been satisfied from the clock at which the precharge begins.
2. The minimum RAS cycle time (tRC.MIN) from the previous bank activation has been satisfied.

Examples of Read commands followed by Precharge are show in Figure 39 and Figure 40.




Figure 39. READ to PRECHARGE, RL = 5, AL = 0, CL = 5, tRTP = 4, tRP = 5




Figure 40. READ to PRECHARGE, RL = 8, AL = CL-2, CL = 5, tRTP = 6, tRP = 5

2.14. WRITE Operation

2.14.1 Burst Operation

During a READ or WRITE command, DDR3 will support BC4 and BL8 on the fly using address A12 during the READ or WRITE (AUTO PRECHARGE can be enabled or disabled).

A12 = 0, BC4 (BC4 = burst chop, tCCD = 4)

A12 = 1, BL8

A12 is used only for burst length control, not as a column address.

2.14.2 WRITE Timing Violations

2.14.2.1 Motivation

Generally, if timing parameters are violated, a complete reset/initialization procedure has to be initiated to make sure that the DRAM works properly. However, it is desirable, for certain minor violations, that the DRAM is guaranteed not to “hang up,” and that errors are limited to that particular operation.

For the following, it will be assumed that there are no timing violations with regards to the Write command itself (including ODT, etc.) and that it does satisfy all timing requirements not mentioned below.

2.14.2.2 Data Setup and Hold Violations

Should the data to strobe timing requirements (tDS, tDH) be violated, for any of the strobe edges associated with a write burst, then wrong data might be written to the memory location addressed with this WRITE command.

In the example (Figure 44 on page 69), the relevant strobe edges for write burst A are associated with the clock edges: T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5.

Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.


2.14.2.3 Strobe to Strobe and Strobe to Clock Violations

Should the strobe timing requirements (tDQSH, tDQSL, tWPRE, tWPST) or the strobe to clock timing requirements (tDSS, tDSH, tDQSS) be violated, for any of the strobe edges associated with a Write burst, then wrong data might be written to the memory location addressed with the offending WRITE command. Subsequent reads from that location might result in unpredictable read data, however the DRAM will work properly otherwise.

In the example (Figure 49 on page 59) the relevant strobe edges for Write burst *n* are associated with the clock edges: T4, T4.5, T5, T5.5, T6, T6.5, T7, T7.5, T8, T8.5 and T9. Any timing requirements starting or ending on one of these strobe edges need to be fulfilled for a valid burst. For Write burst *b* the relevant edges are T8, T8.5, T9, T9.5, T10, T10.5, T11, T11.5, T12, T12.5 and T13. Some edges are associated with both bursts.

2.14.2.4 Write Timing Parameters

This drawing is for example only to enumerate the strobe edges that “belong” to a Write burst. No actual timing violations are shown here. For a valid burst all timing parameters for each edge of a burst need to be satisfied (not only for one edge - as shown).



- NOTE: 1. BL8, WL = 5 (AL = 0, CWL = 5)
 2. D_n = data-in from column n.
 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 4. BL8 setting activated by either MRO[A1:0 = 00] or MRO[A1:0 = 01] and A12 = 1 during WRITE command at T0.
 5. tDQSS must be met at each rising clock edge.

 TRANSITIONING DATA  DON'T CARE

Figure 41. Write Timing Definition and Parameters

2.14.3 Write Data Mask

One write data mask (DM) pin for each 8 data bits (DQ) will be supported on DDR3 SDRAMs, consistent with the implementation on DDR2 SDRAMs. It has identical timings on write operations as the data bits as shown in Figure 41, and though used in a unidirectional manner, is internally loaded identically to data bits to ensure matched system timing. DM is not used during read cycles for any bit organizations including x4, x8, and x16, however, DM of x8 bit organization can be used as TDQS during write cycles if enabled by the MR1[A11] setting. See "1.4.3.7 TDQS, TDQS" on page 17 for more details on TDQS vs. DM operations.

2.14.4 tWPRE Calculation

The method for calculating differential pulse widths for tWPRE is shown in Figure 42.




Figure 42. Method for calculating tWPRE transitions and endpoints

2.14.5 tWPST Calculation

The method for calculating differential pulse widths for tWPST is shown in Figure 43.




Figure 43. Method for calculating tWPST transitions and endpoints




Figure 44. WRITE Burst Operation WL = 5 (AL = 0, CWL = 5, BL8)






Figure 45. WRITE Burst Operation WL = 9 (AL = CL-1, CWL = 5, BL8)



- NOTE:**
1. BC4, WL = 5, RL = 5.
 2. Din n = data-in from column n ; Dout b = data-out from column b .
 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MRO[A1:0 = 10] during WRITE command at T0 and READ command at Tn.
 5. tWTR controls the write to read delay to the same device and starts with the first rising clock edge after the last write data shown at T7.

Figure 46. WRITE (BC4) to READ (BC4) Operation



- NOTE:**
1. BC4, WL = 5, RL = 5.
 2. Din n = data-in from column n ; Dout b = data-out from column b .
 3. NOP commands are shown for ease of illustration; other commands may be valid at these times.
 4. BC4 setting activated by MRO[A1:0 = 10] during WRITE command at T0.
 5. The write recovery time (tWR) referenced from the first rising clock edge after the last write data shown at T7. tWR specifies the last burst write cycle until the precharge command can be issued to the same bank.

Figure 47. WRITE (BC4) to PRECHARGE Operation




Figure 48. WRITE (BC4) OTF to PRECHARGE Operation




Figure 49. WRITE (BL8) to WRITE (BL8)




Figure 50. WRITE (BC4) to WRITE (BC4) OTF




Figure 51. WRITE (BL8) to READ (BC4/BL8) OTF




Figure 52. WRITE (BC4) to READ (BC4/BL8) OTF




Figure 53. WRITE (BC4) to READ (BC4)




Figure 54. WRITE (BL8) to WRITE (BC4) OTF




Figure 55. WRITE (BC4) to WRITE (BL8) OTF

2.15 Refresh Command

The Refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires Refresh cycles at an average periodic interval of tREFI. When CS#, RAS# and CAS# are held Low and WE# High at the rising edge of the clock, the chip enters a Refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP(min) before the Refresh Command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a Refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the Refresh Command and the next valid command, except NOP or DES, must be greater than or equal to the minimum Refresh cycle time tRFC(min) as shown in Figure 56. Note that the tRFC timing parameter depends on memory density.

In general, a Refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed. In case that 8 Refresh commands are postponed in a row, the resulting maximum interval between the surrounding Refresh commands is limited to $9 \times tREFI$ (see Figure 57). A maximum of 8 additional Refresh commands can be issued in advance ("pulled in"), with each one reducing the number of regular Refresh commands required later by one. Note that pulling in more than 8 Refresh commands in advance does not further reduce the number of regular Refresh commands required later, so that the resulting maximum interval between two surrounding Refresh commands is limited to $9 \times tREFI$ (see Figure 58). At any given time, a maximum of 16 REF commands can be issued within $2 \times tREFI$. Self-Refresh Mode may be entered with a maximum of eight Refresh commands being postponed. After exiting Self-Refresh Mode with one or more Refresh commands postponed, additional Refresh commands may be postponed to the extent that the total number of postponed Refresh commands (before and after the Self-Refresh) will never exceed eight. During Self-Refresh Mode, the number of postponed or pulled-in REF commands does not change.




Figure 56. Refresh Command Timing




Figure 57. Postponing Refresh Commands (Example)




Figure 58. Pulling-in Refresh Commands (Example)

2.16 Self-Refresh Operation

The Self-Refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the Self-Refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate Self-Refresh operation. The Self-Refresh-Entry (SRE) Command is defined by having CS#, RAS#, CAS#, and CKE held low with WE# high at the rising edge of the clock.

Before issuing the Self-Refresh-Entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQ-init, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing Self-Refresh-Entry command, by either registering ODT pin low "ODTL + 0.5tCK" prior to the Self-Refresh Entry command or using MRS to MR1 command. Once the Self-Refresh Entry command is registered, CKE must be held low to keep the device in Self-Refresh mode. During normal operation (DLL on), MR1 (A0 = 0), the DLL is automatically disabled upon entering Self-Refresh and is automatically enabled (including a DLL-Reset) upon exiting Self-Refresh.


When the DDR3 SDRAM has entered Self-Refresh mode, all of the external control signals, except CKE and RESET#, are "don't care." For proper Self-Refresh operation, all power supply and reference pins (VDD, VDDQ, VSS, VSSQ, VRefCA and VRefDQ) must be at valid levels. VrefDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VrefDQ is valid and stable prior to CKE going back High and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh. The DRAM initiates a minimum of one Refresh command internally within tCKE period once it enters Self-Refresh mode.

The clock is internally disabled during Self-Refresh Operation to save power. The minimum time that the DDR3 SDRAM must remain in Self-Refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE after Self-Refresh entry is registered, however, the clock must be restarted and stable tCKSRX before the device can exit Self-Refresh operation.

The procedure for exiting Self-Refresh requires a sequence of events. First, the clock must be stable prior to CKE going back HIGH. Once a Self-Refresh Exit command (SRX, combination of CKE going high and either NOP or Deselect on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress. Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied. Depending on the system environment and the amount of time spent in Self-Refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in "3.5 ZQ Calibration Commands" on page 87. To issue ZQ calibration commands, applicable timing requirements must be satisfied (See Figure "ZQ Calibration Timing" on page 88).

CKE must remain HIGH for the entire Self-Refresh exit period tXSDLL for proper operation except for Self-Refresh re-entry. Upon exit from Self-Refresh, the DDR3 SDRAM can be put back into Self-Refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or deselect commands must be registered on each positive clock edge during the Self-Refresh exit interval tXS. ODT must be turned off during tXSDLL for proper poeration. However, if the DDR3 SDRAM is placed into Self-Refresh mode before tXSDLL is met, ODT may turn don't care in accordance with Figure 59 (Self-Refresh Entry/Exit Timing) once the DDR3 SDRAM has entered Self-Refresh mode.

The use of Self-Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self-Refresh mode. Upon exit from Self-Refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into Self-Refresh Mode.



NOTES: 1. Only NOP or DES command.
 2. Valid commands not requiring a locked DLL.
 3. Valid commands requiring a locked DLL.

Figure 59. Self-Refresh Entry/Exit Timing

2.17 Power-Down Modes

2.17.1 Power-Down Entry and Exit

Power-down is synchronously entered when CKE is registered low (along with NOP or Deselect command). CKE is not allowed to go low while mode register set command, MPR operations, ZQCAL operations, DLL locking or read / write operation are in progress. CKE is allowed to go low while any of other operations such as row activation, precharge or auto-precharge and refresh are in progress, but power-down IDD spec will not be applied until finishing those operations. Timing diagrams are shown in Figure 60 through Figure 72 with details for entry and exit of Power-Down.

The DLL should be in a locked state when power-down is entered for fastest power-down exit timing. If the DLL is not locked during power-down entry, the DLL must be reset after exiting power-down mode for proper read operation and synchronous ODT operation. DRAM design provides all AC and DC timing and voltage specification as well as proper DLL operation with any CKE intensive operations as long as DRAM controller complies with DRAM specifications.

During Power-Down, if all banks are closed after any in-progress commands are completed, the device will be in precharge Power-Down mode; if any bank is open after in-progress commands are completed, the device will be in active Power-Down mode.

Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, CKE and RESET#. To protect DRAM internal delay on CKE line to block the input signals, multiple NOP or Deselect commands are needed during the CKE switch off and cycle(s) after, this timing period are defined as tCPDED. CKE_low will result in deactivation of command and address receivers after tCPDED has expired.


Table 13: Power-Down Entry Definitions

Status of DRAM	MRS bit A12	DLL	PD Exit	Relevant Parameters
Active (A bank or more Open)	Don't Care	On	Fast	tXP to any valid command
Precharged (All banks Precharged)	0	Off	Slow	tXP to any valid command. Since it is in precharge state, commands here will be ACT, REF, MRS, PRE or PREA. tXP DLL to commands that need the DLL to operate, such as RD, RDA or ODT control line.
Precharged (All banks Precharged)	1	On	Fast	tXP to any valid command.

Also, the DLL is disabled upon entering precharge power-down (Slow Exit Mode), but the DLL is kept enabled during precharge power-down (Fast Exit Mode) or active power-down. In power-down mode, CKE low, RESET# high, and a stable clock signal must be maintained at the inputs of the DDR3 SDRAM, and ODT should be in a valid state, but all other input signals are "Don't Care." (If RESET# goes low during Power-Down, the DRAM will be out of PD mode and into reset state.) CKE low must be maintained until tCKE has been satisfied. Power-down duration is limited by 9 times tREFI of the device.

The power-down state is synchronously exited when CKE is registered high (along with a NOP or Deselect command). CKE high must be maintained until tCKE has been satisfied. A valid, executable command can be applied with power-down exit latency, tXP and/or tXP DLL after CKE goes high. Power-down exit latency is defined in the AC specifications table in Section 8.

Active Power Down Entry and Exit timing diagram example is shown in Figure 60. Timing Diagrams for CKE with PD Entry, PD Exit with Read and Read with Auto Precharge, Write, Write with Auto Precharge, Activate, Precharge, Refresh, and MRS are shown in Figure 61 through Figure 69. Additional clarifications are shown in Figure 70 through Figure 72



Note: VALID command at T0 is ACT, NOP, DES or PRE with still one bank remaining open after completion of the precharge command.

Figure 60. Active Power-Down Entry and Exit Timing Diagram




Figure 61. Power-Down Entry after Read and Read with Auto Precharge




Figure 62. Power-Down Entry after Write with Auto Precharge




Figure 63. Power-Down Entry after Write




Figure 64. Precharge Power-Down (Fast Exit Mode) Entry and Exit




Figure 65. Precharge Power-Down (Slow Exit Mode) Entry and Exit




Figure 66. Refresh Command to Power-Down Entry




Figure 67. Active Command to Power-Down Entry




Figure 68. Precharge / Precharge all Command to Power-Down Entry




Figure 69. MRS Command to Power-Down Entry

2.17.2 Power-Down clarifications - Case 1

When CKE is registered low for power-down entry, tPD(min) must be satisfied before CKE can be registered high for power-down exit. The minimum value of parameter tPD(min) is equal to the minimum value of parameter tCKE(min) as shown in Table 68, Timing Parameters by Speed Bin. A detailed example of Case 1 is shown in Figure 70.




Figure 70. Power-Down Entry/Exit Clarifications - Case 1

2.17.3 Power-Down clarifications - Case 2

For certain CKE intensive operations, for example, repeated 'PD Exit - Refresh - PD Entry' sequences, the number of clock cycles between PD Exit and PD Entry may be insufficient to keep the DLL updated. Therefore, the following conditions must be met in addition to tCKE in order to maintain proper DRAM operation when the Refresh command is issued between PD Exit and PD Entry. Power-down mode can be used in conjunction with the Refresh command if the following conditions are met: 1) tXP must be satisfied before issuing the command. 2) tXP DLL must be satisfied (referenced to the registration of PD Exit) before the next power-down can be entered. A detailed example of Case 2 is shown in Figure 71.




Figure 71. Power-Down Entry/Exit Clarifications - Case 2

3. On-Die Termination (ODT)

ODT (On-Die Termination) is a feature of the DDR3 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS, DQS# and DM for x4 and x8 configuration (and TDQS, TDQS# for X8 configuration, when enabled via A11=1 in MR1) via the ODT control pin. For x16 configuration, ODT is applied to each DQU, DQL, DQSU, DQSU#, DQL, DQL#, DMU and DML signal via the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to independently turn on/off termination resistance for any or all DRAM devices. More details about ODT control modes and ODT timing modes can be found further down in this document:

- The ODT control modes are described in 3.1.
- The ODT synchronous mode is described in 3.2
- The dynamic ODT feature is described in 3.3
- The ODT asynchronous mode is described in 3.4
- The transitions between ODT synchronous and asynchronous are described in 3.4.1 through 3.4.4

The ODT feature is turned off and not supported in Self-Refresh mode.

A simple functional representation of the DRAM ODT feature is shown in Figure 73




Figure 72. Functional Representation of ODT

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information, see below. The value of RTT is determined by the settings of Mode Register bits (see Figure 7 on page 15 and Figure 8 on page 18). The ODT pin will be ignored if the Mode Registers MR1 and MR2 are programmed to disable ODT, and in self-refresh mode.

3.1 ODT Mode Register and ODT Truth Table

The ODT Mode is enabled if any of MR1 {A9, A6, A2} or MR2 {A10, A9} are non zero. In this case, the value of RTT is determined by the settings of those bits (see Figure 7 on page 15).

Application: Controller sends WR command together with ODT asserted.

- One possible application: The rank that is being written to provides termination.
- DRAM turns ON termination if it sees ODT asserted (unless ODT is disabled by MR).
- DRAM does not use any write or read command decode information.
- The Termination Truth Table is shown in Table 14.

Table 14: Termination Truth Table

ODT pin	DRAM Termination State
0	OFF
1	ON, (OFF, if disabled by MR1 {A9, A6, A2} and MR2 {A10, A9} in general)

3.2 Synchronous ODT Mode

Synchronous ODT mode is selected whenever the DLL is turned on and locked. Based on the power-down definition, these modes are:

- Any bank active with CKE high
- Refresh with CKE high
- Idle mode with CKE high
- Active power down mode (regardless of MR0 bit A12)
- Precharge power down mode if DLL is enabled during precharge power down by MR0 bit A12.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT_Nom bits MR1{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode.

In synchronous ODT mode, RTT will be turned on ODTLon clock cycles after ODT is sampled high by a rising clock edge and turned off ODTLoff clock cycles after ODT is registered low by a rising clock edge. The ODT latency is tied to the write latency (WL) by: ODTLon = WL - 2; ODTLoff = WL - 2 .

3.2.1 ODT Latency and Posted ODT

In Synchronous ODT Mode, the Additive Latency (AL) programmed into the Mode Register (MR1) also applies to the ODT signal. The DRAM internal ODT signal is delayed for a number of clock cycles defined by the Additive Latency (AL) relative to the external ODT signal. ODTLon = CWL + AL - 2; ODTLoff = CWL + AL - 2. For details, refer to the ODT Timing Parameters listed in Table 43 on page 116 and Table 44 on page 123.

3.2.2 Timing Parameters

In synchronous ODT mode, the following timing parameters apply (see also Figure 73):

ODTLon, ODTLoff, $t_{AON,min,max}$, $t_{AOF,min,max}$.

Minimum RTT turn-on time ($t_{AON,min}$) is the point in time when the device leaves high impedance and ODT resistance begins to turn on. Maximum RTT turn on time ($t_{AON,max}$) is the point in time when the ODT resistance is fully on. Both are measured from ODTLon.

Minimum RTT turn-off time ($t_{AOF,min}$) is the point in time when the device starts to turn off the ODT resistance. Maximum RTT turn off time ($t_{AOF,max}$) is the point in time when the on-die termination has reached high impedance. Both are measured from ODTLoff.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL = 4) or ODTH8 (BL = 8) after the Write command (see Figure 74). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.




Figure 73. Synchronous ODT Timing Example for AL = 3; CWL = 5; ODTLon = AL + CWL - 2 = 6.0; ODTLoff = AL + CWL - 2 = 6




Figure 74. Synchronous ODT example with BL = 4, WL = 7

ODT must be held high for at least ODTH4 after assertion (T1); ODT must be kept high ODTH4 (BL = 4) or ODTH8 (BL = 8) after Write command (T7). ODTH is measured from ODT first registered high to ODT first registered low, or from registration of Write command with ODT high to ODT registered low. Note that although ODTH4 is satisfied from ODT registered high at T6, ODT must not go low before T11 as ODTH4 must also be satisfied from the registration of the Write command at T7.

3.2.3 ODT during Reads

As the DDR3 SDRAM can not terminate and drive at the same time, RTT must be disabled at least half a clock cycle before the read preamble by driving the ODT pin low appropriately. RTT may not be enabled until the end of the post-amble as shown in the example below. As shown in Figure 75 below, at cycle T15, DRAM turns on the termination when it stops driving, which is determined by tHZ. If DRAM stops driving early (i.e., tHZ is early), then tAONmin timing may apply. If DRAM stops driving late (i.e., tHZ is late), then DRAM complies with tAONmax timing. Note that ODT may be disabled earlier before the Read and enabled later after the Read than shown in Figure 75.




Figure 75. ODT must be disabled externally during Reads by driving ODT low. (example: CL = 6; AL = CL - 1 = 5; RL = AL + CL = 11; CWL = 5; ODTLon = CWL + AL - 2 = 8; ODTLooff = CWL + AL - 2 = 8)

3.3 Dynamic ODT

In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. This requirement is supported by the “Dynamic ODT” feature as described as follows:

3.3.1 Functional Description:

The Dynamic ODT Mode is enabled if bit (A9) or (A10) of MR2 is set to '1'. The function is described as follows:

- Two RTT values are available: RTT_Nom and RTT_WR.
 - The value for RTT_Nom is preselected via bits A[9,6,2] in MR1.
 - The value for RTT_WR is preselected via bits A[10,9] in MR2.
- During operation without write commands, the termination is controlled as follows:
 - Nominal termination strength RTT_Nom is selected.
 - Termination on/off timing is controlled via ODT pin and latencies ODTLon and ODTLoff.
- When a write command (WR, WRA, WRS4, WRS8, WRAS4, WRAS8) is registered, and if Dynamic ODT is enabled, the termination is controlled as follows:
 - A latency ODTLcnw after the write command, termination strength RTT_WR is selected.
 - A latency ODTLcwn8 (for BL8, fixed by MRS or selected OTF) or ODTLcwn4 (for BC4, fixed by MRS or selected OTF) after the write command, termination strength RTT_Nom is selected.
 - Termination on/off timing is controlled via ODT pin and ODTLon, ODTLoff.

Table 15 shows latencies and timing parameters which are relevant for the on-die termination control in Dynamic ODT mode.

The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt_WR, MR2{A10, A9}={0,0}, to disable Dynamic ODT externally.

When ODT is asserted, it must remain high until ODTH4 is satisfied. If a Write command is registered by the SDRAM with ODT high, then ODT must remain high until ODTH4 (BL = 4) or ODTH8 (BL = 8) after the Write command (see Figure 79). ODTH4 and ODTH8 are measured from ODT registered high to ODT registered low or from the registration of a Write command until ODT is registered low.

Table 15: Latencies and timing parameters relevant for Dynamic ODT

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
ODT turn-on Latency	ODTLon	registering external ODT signal high	turning termination on	ODTLon = WL – 2	t_{CK}
ODT turn-off Latency	ODTloff	registering external ODT signal low	turning termination off	ODTloff = WL – 2	t_{CK}
ODT Latency for changing from RTT_Nom to RTT_WR	ODTlcnw	registering external write command	change RTT strength from RTT_Nom to RTT_WR	ODTlcnw = WL – 2	t_{CK}
ODT Latency for change from RTT_WR to RTT_Nom (BL = 4)	ODTlcwn4	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTlcwn4 = 4 + ODTloff	t_{CK}
ODT Latency for change from RTT_WR to RTT_Nom (BL = 8)	ODTlcwn8	registering external write command	change RTT strength from RTT_WR to RTT_Nom	ODTlcwn8 = 6 + ODTloff	t_{CK} (avg)

Table 15: Latencies and timing parameters relevant for Dynamic ODT

Name and Description	Abbr.	Defined from	Defined to	Definition for all DDR3 speed bins	Unit
minimum ODT high time after ODT assertion	ODTH4	registering ODT high	ODT registered low	ODTH4 = 4	tCK (avg)
minimum ODT high time after Write (BL = 4)	ODTH4	registering Write with ODT high	ODT registered low	ODTH4 = 4	tCK (avg)
minimum ODT high time after Write (BL = 8)	ODTH8	registering Write with ODT high	ODT registered low	ODTH8 = 6	tCK (avg)
RTT change skew	t_{ADC}	ODTLcnw ODTLcwn	RTT valid	$t_{ADC}(\min) = 0.3 * tCK(\text{avg})$ $t_{ADC}(\max) = 0.7 * tCK(\text{avg})$	tCK (avg)

NOTE: tAOF,nom and tADC,nom are 0.5 tCK (effectively adding half a clock cycle to ODT Loff, ODTlcnw and ODTlcwn)

3.3.2 ODT Timing Diagrams

The following pages provide exemplary timing diagrams as described in Table 16:

Table 16: Timing Diagrams for “Dynamic ODT”

Figure and Page	Description
Figure 76 on page 79	Figure 76, Dynamic ODT: Behavior with ODT being asserted before and after the write.
Figure 77 on page 79	Figure 77, Dynamic ODT: Behavior without write command, AL = 0, CWL = 5.
Figure 78 on page 79	Figure 78, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles.
Figure 79 on page 80	Figure 79, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL = 0, CWL = 5.
Figure 80 on page 80	Figure 80, Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles.




Figure 76. Dynamic ODT: Behavior with ODT being asserted before and after the write




Figure 77. Dynamic ODT: Behavior without write command, AL = 0, CWL = 5




Figure 78. Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles




Figure 79. Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 6 clock cycles, example for BC4 (via MRS or OTF), AL = 0, CWL = 5.




Figure 80. Dynamic ODT: Behavior with ODT pin being asserted together with write command for a duration of 4 clock cycles

3.4 Asynchronous ODT Mode

Asynchronous ODT mode is selected when DRAM runs in DLLon mode, but DLL is temporarily disabled (i.e. frozen) in precharge power-down (by MR0 bit A12). Based on the power down mode definitions, this is currently (comment: update editorially after everything is set and done...): Precharge power down mode if DLL is disabled during precharge power down by MR0 bit A12.

In asynchronous ODT timing mode, internal ODT command is NOT delayed by Additive Latency (AL) relative to the external ODT command.

In asynchronous ODT mode, the following timing parameters apply (see Figure 81): $t_{AONPD,min,max}$, $t_{AOFPD,min,max}$.

Minimum RTT turn-on time ($t_{AONPD,min}$) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on. Maximum RTT turn on time ($t_{AONPD,max}$) is the point in time when the ODT resistance is fully on.

$t_{AONPD,min}$ and $t_{AONPD,max}$ are measured from ODT being sampled high.

Minimum RTT turn-off time ($t_{AOFPD,min}$) is the point in time when the devices termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time ($t_{AOFPD,max}$) is the point in time when the on-die termination has reached high impedance. $t_{AOFPD,min}$ and $t_{AOFPD,max}$ are measured from ODT being sampled low.




Figure 81. Asynchronous ODT Timings on DDR3 SDRAM with fast ODT transition: AL is ignored

In Precharge Power Down, ODT receiver remains active, however no Read or Write command can be issued, as the respective ADD/CMD receivers may be disabled.

Table 17: Asynchronous ODT Timing Parameters for all Speed Bins

Symbol	Description	min	max	Unit
t_{AONPD}	Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	2	8.5	ns
t_{AOFPD}	Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	2	8.5	ns

3.4.1 Synchronous to Asynchronous ODT Mode Transitions

Table 18: ODT timing parameters for Power Down (with DLL frozen) entry and exit transition period


Description	min	max
ODT to RTT turn-on delay	min{ ODTLon * tCK + tAONmin; tAONPDmin }	max{ ODTLon * tCK + tAONmax; tAONPDmax }
	min{ (WL - 2) * tCK + tAONmin; tAONPDmin }	max{ (WL - 2) * tCK + tAONmax; tAONPDmax }
ODT to RTT turn-off delay	min{ ODTLoff * tCK + tAOFmin; tAOFPDmin }	max{ ODTLoff * tCK + tAOFmax; tAOFPDmax }
	min{ (WL - 2) * tCK + tAOFmin; tAOFPDmin }	max{ (WL - 2) * tCK + tAOFmax; tAOFPDmax }
tANPD		WL - 1

3.4.2 Synchronous to Asynchronous ODT Mode Transition during Power-Down Entry

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to “0”, there is a transition period around power down entry, where the DDR3 SDRAM may show either synchronous or asynchronous ODT behavior.

The transition period is defined by the parameters tANPD and tCPDED(min). tANPD is equal to (WL -1) and is counted backwards in time from the clock cycle where CKE is first registered low. tCPDED(min) starts with the clock cycle where CKE is first registered low. The transition period begins with the starting point of tANPD and terminates at the end point of tCPDED(min), as shown in Figure 82. If there is a Refresh command in progress while CKE goes low, then the transition period ends at the later one of tRFC(min) after the Refresh command and the end point of tCPDED(min), as shown in Figure 84. Please note that the actual starting point at tANPD is excluded from the transition period, and the actual end points at tCPDED(min) and tRFC(min), respectively, are included in the transition period.

ODT assertion during the transition period may result in an RTT change as early as the smaller of $t_{AONPD}min$ and $(ODTLon*t_{CK} + t_{AONmin})$ and as late as the larger of $t_{AONPD}max$ and $(ODTLon*t_{CK} + t_{AONmax})$. ODT de-assertion during the transition period may result in an RTT change as early as the smaller of $t_{AOFPD}min$ and $(ODTLoff*t_{CK} + t_{AOFmin})$ and as late as the larger of $t_{AOFPD}max$ and $(ODTLoff*t_{CK} + t_{AOFmax})$. See Table 18 and Figure 82. Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. Figure 82 shows the three different cases: ODT_A, synchronous behavior before tANPD; ODT_B has a state change during the transition period; ODT_C shows a state change after the transition period.



**Figure 82. Synchronous to asynchronous transition during Precharge Power Down (with DLL frozen)
entry (AL = 0; CWL = 5; tANPD = WL - 1 = 4)**





Figure 83. Synchronous to asynchronous transition after Refresh command (AL = 0; CWL = 5; tANPD = WL - 1 = 4)

3.4.3 Asynchronous to Synchronous ODT Mode Transition during Power-Down Exit

If DLL is selected to be frozen in Precharge Power Down Mode by the setting of bit A12 in MR0 to "0", there is also a transition period around power down exit, where either synchronous or asynchronous response to a change in ODT must be expected from the DDR3 SDRAM.

This transition period starts tANPD before CKE is first registered high, and ends tXP DLL after CKE is first registered high. tANPD is equal to (WL - 1) and is counted (backwards) from the clock cycle where CKE is first registered high.

ODT assertion during the transition period may result in an RTT change as early as the smaller of $t_{AOFPDmin}$ and $(ODTLon \cdot t_{CK} + t_{AONmin})$ and as late as the larger of $t_{AOFPDmax}$ and $(ODTLon \cdot t_{CK} + t_{AONmax})$. ODT deassertion during the transition period may result in an RTT change as early as the smaller of $t_{AOFPDmin}$ and $(ODTloff \cdot t_{CK} + t_{AOFmin})$ and as late as the larger of $t_{AOFPDmax}$ and $(ODTloff \cdot t_{CK} + t_{AOFmax})$. See Table 18. Note that, if AL has a large value, the range where RTT is uncertain becomes quite large. Figure 84 shows the three different cases: ODT_C, asynchronous response before t_{ANPD} ; ODT_B has a state change of ODT during the transition period; ODT_A shows a state change of ODT after the transition period with synchronous response.




**Figure 84. Asynchronous to synchronous transition during Precharge Power Down (with DLL frozen)
exit (CL = 6; AL = CL - 1; CWL = 5; tANPD = WL - 1 = 9)**

3.4.4 Asynchronous to Synchronous ODT Mode during short CKE high and short CKE low periods

If the total time in Precharge Power Down state or Idle state is very short, the transition periods for PD entry and PD exit may overlap (see Figure 85). In this case, the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD entry transition period to the end of the PD exit transition period (even if the entry period ends later than the exit period).

If the total time in Idle state is very short, the transition periods for PD exit and PD entry may overlap. In this case the response of the DDR3 SDRAMs RTT to a change in ODT state at the input may be synchronous OR asynchronous from the start of the PD exit transition period to the end of the PD entry transition period. Note that in the bottom part of Figure 90 it is assumed that there was no Refresh command in progress when Idle state was entered.



**Figure 85. Transition period for short CKE cycles, entry and exit period overlapping
(AL = 0, WL = 5, tANPD = WL - 1 = 4)**

3.5 ZQ Calibration Commands

3.5.1 ZQ Calibration Description

ZQ Calibration command is used to calibrate DRAM Ron & ODT values. DDR3 SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and, once calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM IO, which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET are allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the ‘Output Driver Voltage and Temperature Sensitivity’ and ‘ODT Voltage and Temperature Sensitivity’ tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdriffrate) and voltage (Vdriffrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{\text{ZQCorrection}}{(\text{TSens} \times \text{Tdriffrate}) + (\text{VSens} \times \text{Vdriffrate})}$$

where TSens = max(dRTTdT, dRONdTm) and VSens = max(dRTTdV, dRONdVm) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / °C, VSens = 0.15% / mV, Tdriffrate = 1 °C / sec and Vdriffrate = 15 mV / sec, then the interval between ZQCS commands is calculated as

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128\text{ms}$$

No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller. See "Command Truth Table" on page 21 for a description of the ZQCL and ZQCS commands.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self refresh. Upon Self-Refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command. The earliest possible time for ZQ Calibration command (short or long) after self refresh exit is tXS. In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between the devices.

3.5.2 ZQ Calibration Timing




Figure 86. ZQ Calibration Timing

3.5.3 ZQ External Resistor Value, Tolerance, and Capacitive loading

In order to use the ZQ Calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and ground. The single resistor can be used for each SDRAM or one resistor can be shared between two SDRAMs if the ZQ calibration timings for each SDRAM do not overlap. The total capacitive loading on the ZQ pin must be limited (See “Input / Output Capacitance” on each datasheet).

4. AC and DC Input Measurement Levels

4.1 AC and DC Logic Input Levels for Single-Ended Signals

4.1.1 AC and DC Input Levels for Single-Ended Command and Address Signals

Table 19: Single-Ended AC and DC Input Levels for Command and Address

Symbol	Parameter	DDR3L-800/1066		DDR3L-1333/1600		DDR3L-1866		Unit	Notes
		Min	Max	Min	Max	Min	Max		
VIH.CA(DC90)	DC input logic high	Vref + 0.090	VDD	Vref + 0.090	VDD	Vref + 0.090	VDD	V	1
VIL.CA(DC90)	DC input logic low	VSS	Vref - 0.090	VSS	Vref - 0.090	VSS	Vref - 0.090	V	1
VIH.CA(AC160)	AC input logic high	Vref + 0.160	Note 2	Vref + 0.160	Note 2	-	-	V	1, 2, 5
VIL.CA(AC160)	AC input logic low	Note 2	Vref - 0.160	Note 2	Vref - 0.160	-	-	V	1, 2, 5
VIH.CA(AC135)	AC input logic high	Vref + 0.135	Note 2	Vref + 0.135	Note 2	Vref + 0.135	Note 2	V	1, 2, 5
VIL.CA(AC135)	AC input logic low	Note 2	Vref - 0.135	Note 2	Vref - 0.135	Note 2	Vref - 0.135	V	1, 2, 5
VIH.CA(AC125)	AC input logic high	-	-	-	-	Vref + 0.125	Note 2	V	1, 2, 5
VIL.CA(AC125)	AC input logic low	-	-	-	-	Note 2	Vref - 0.125	V	1, 2, 5
$V_{RefCA(DC)}$	Reference Voltage for ADD, CMD inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

NOTE 1 For input only pins except RESET#. Vref = $V_{RefCA(DC)}$.

NOTE 2 See "5.6 Overshoot and Undershoot Specifications" on page 101.

NOTE 3 The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from $V_{RefCA(DC)}$ by more than +/-1% VDD (for reference: approx. +/- 13.5 mV).

NOTE 4 For reference: approx. VDD/2 +/- 13.5 mV.

NOTE 5 These levels apply 1.35V Volt (see Table 19) operation only. IF the device is operated at 1.5V (Table 19), the respective levels in JESD79-3 (VIH/L.CA(DC100), VIH/L.CA(AC175), VIH/L.CA(AC150), VIH/L.CA(AC135), VIH/L.CA(AC125), etc.) apply. The 1.5V levels (VIH/L.CA(DC100), VIH/L.CA(AC175), VIH/L.CA(AC150), VIH/L.CA(AC135), VIH/L.CA(AC125), etc.) do not apply when the device is operated in the 1.35 voltage range.

4.1.2 AC and DC Input Levels for Single-Ended Data Signals

DDR3 SDRAM will support two Vih/Vil AC levels for DDRL3-800 and DDR3L-1066 as specified in Table 24. DDR3 SDRAM will also support corresponding tDS values (Table 43 on page 116 and Table 50 on page 141) as well as derating tables Table 46 on page 134 depending on Vih/Vil AC levels

Table 20: Single Ended AC and DC Input Levels for DQ and DM

Symbol	Parameter	DDRL3-800/1066		DDR3L-1333/1600		DDR3L-1866		Unit	Notes
		Min	Max	Min	Max	Min	Max		
VIH.DQ(DC90)	DC input logic high	Vref + 0.090	VDD	Vref + 0.090	VDD	Vref + 0.090	VDD	V	1
VIL.DQ(DC90)	DC input logic low	VSS	Vref - 0.090	VSS	Vref - 0.090	VSS	Vref - 0.090	V	1
VIH.DQ(AC160)	AC input logic high	Vref + 0.160	Note 2	-	-	-	-	V	1,2,5
VIL.DQ(AC160)	AC input logic low	Note 2	Vref - 0.160	-	-	-	-	V	1,2,5
VIH.DQ(AC135)	AC input logic high	Vref + 0.135	Note 2	Vref + 0.135	Note 2	-	-	V	1,2,5
VIL.DQ(AC135)	AC input logic low	Note 2	Vref - 0.135	Note 2	Vref - 0.135	-	-	V	1,2,5
VIH.DQ(AC130)	AC input logic high	Vref + 0.135	Note 2	Vref + 0.135	Note 2	Vref + 0.130	Note 2	mV	1,2,5
VIL.DQ(AC130)	AC input logic low	Note 2	Vref - 0.135	Note 2	Vref - 0.135	Note 2	Vref - 0.130	mV	1,2,5
$V_{RefDQ}(DC)$	Reference Voltage for DQ, DM inputs	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	0.49 * VDD	0.51 * VDD	V	3, 4

NOTE 1 For input only pins except RESET#. Vref = $V_{RefDQ}(DC)$.

NOTE 2 See "5.6 Overshoot and Undershoot Specifications" on page 101.

NOTE 3 The ac peak noise on V_{Ref} may not allow V_{Ref} to deviate from $V_{RefDQ}(DC)$ by more than +/-1% VDD (for reference: approx. +/- 13.5 mV).

NOTE 4 For reference: approx. VDD/2 +/- 13.5 mV.

NOTE 5 These levels apply 1.35V Volt (see Table 20) operation only. IF the device is operated at 1.5V (Table 20), the respective levels in JESD79-3 (VIH/L.DQ(DC100), VIH/L.DQ(AC175), VIH/L.DQ(AC150), VIH/L.DQ(AC135), etc.) apply. The 1.5V levels (VIH/L.DQ(DC100), VIH/L.DQ(AC175), VIH/L.DQ(AC150), VIH/L.DQ(AC135), etc.) do not apply when the device is operated in the 1.35 voltage range.

4.2 Vref Tolerances

The dc-tolerance limits and ac-noise limits for the reference voltages V_{RefCA} and V_{RefDQ} are illustrated in Figure 87. It shows a valid reference voltage $V_{Ref}(t)$ as a function of time. (V_{Ref} stands for V_{RefCA} and V_{RefDQ} likewise).

$V_{Ref(DC)}$ is the linear average of $V_{Ref}(t)$ over a very long period of time (e.g., 1 sec). This average has to meet the min/max requirements in Table 19. Furthermore $V_{Ref}(t)$ may temporarily deviate from $V_{Ref(DC)}$ by no more than +/- 1% VDD.




Figure 87. Illustration of $V_{Ref(DC)}$ tolerance and V_{Ref} ac-noise limits

The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$, and $V_{IL(DC)}$ are dependent on V_{Ref} .

“ V_{Ref} ” shall be understood as $V_{Ref(DC)}$, as defined in Figure 87.

This clarifies that dc-variations of V_{Ref} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for $V_{Ref(DC)}$ deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{Ref} ac-noise. Timing and voltage effects due to ac-noise on V_{Ref} up to the specified limit (+/-1% of VDD) are included in DRAM timings and their associated deratings.

4.3 AC and DC Logic Input Levels for Differential Signals

4.3.1 Differential signal definition




Figure 88. Definition of differential ac-swing and “time above ac-level” t_{DVAC}

4.3.2 Differential swing requirements for clock (CK - CK#) and strobe (DQS - DQS#)

Table 21: Differential AC and DC Input Levelss

Symbol	Parameter	DDR3L-800,1066,1333,1600,1866		Unit	Notes
		Min	Max		
V_{IHdiff}	Differential input high	+ 0.180	note 3	V	1
V_{ILdiff}	Differential input logic low	Note 3	- 0.180	V	1
$V_{IHdiff(ac)}$	Differential input high ac	$2 \times (VIH(ac) - Vref)$	Note 3	V	2
$V_{ILdiff(ac)}$	Differential input low ac	note 3	$2 \times (VIL(ac) - Vref)$	V	2

NOTE 1 Used to define a differential signal slew-rate.

NOTE 2 For CK - CK# use VIH/VIL(ac) of ADD/CMD and VREFCA; for DQS - DQS#, DQSL, DQSL#, DQSU , DQSU# use VIH/VIL(ac) of DQs and VREFDQ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

NOTE 3 These values are not defined; however, the single-ended signals CK, CK#, DQS, DQS#, DQSL, DQSL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to refer to "5.6 Overshoot and Undershoot Specifications" on page 101.

Table 22: Allowed time before ringback (tDVAC) for CK - CK# and DQS - DQS#

Slew Rate [V/ns]	DDR3L-800/1066/1333/1600				DDR3L-1866					
	tDVAC [ps] @ VIH/Ldiff(AC) = 320mV		tDVAC [ps] @ VIH/Ldiff(AC) = 270mV		tDVAC [ps] @ VIH/Ldiff(AC) = 270mV		DVAC [ps] @ VIH/Ldiff(AC) = 250mV		DVAC [ps] @ VIH/Ldiff(AC) = 260mV	
	min	max	min	max	min	max	min	max	min	max
> 4.0	189	-	201	-	163	-	168	-	176	-
4.0	189	-	201	-	163	-	168	-	176	-
3.0	162	-	179	-	140	-	147	-	154	-
2.0	109	-	134	-	95	-	105	-	111	-
1.8	91	-	119	-	80	-	91	-	97	-
1.6	69	-	100	-	62	-	74	-	78	-
1.4	40	-	76	-	37	-	52	-	56	-
1.2	note	-	44	-	5	-	22	-	24	-
1.0	note	-	note	-	note	-	note	-	note	-
< 1.0	note	-	note	-	note	-	note	-	note	-

note : Rising input differential signal shall become equal to or greater than VIHdiff(ac) level and Falling input differential signal shall become equal to or less than VIL(ac) level.

4.3.3 Single-ended requirements for differential signals

Each individual component of a differential signal (CK, DQS, DQSL, DQSU, CK#, DQS#, DQSL#, or DQSU#) has also to comply with certain requirements for single-ended signals.

CK and CK# have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH(ac) / VIL(ac)) for ADD/CMD signals) in every half-cycle.

DQS, DQSL, DQSU, DQS#, DQSL# have to reach VSEHmin / VSELmax (approximately the ac-levels (VIH(ac) / VIL(ac)) for DQ signals) in every half-cycle preceding and following a valid transition.

Note that the applicable ac-levels for ADD/CMD and DQ's might be different per speed-bin etc. E.g., if VIH.CA(AC150)/VIL.CA(AC150) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK and CK#




Figure 89. Single-ended requirement for differential signals.

Note that, while ADD/CMD and DQ signal requirements are with respect to Vref, the single-ended components of differential signals have a requirement with respect to $VDD / 2$; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

Table 23: Single-ended levels for CK, DQS, DQL, DQSU, CK, DQS, DQL, DQL# or DQSU

Symbol	Parameter	DDR3-800,1066,1333,1600,1866		Unit	Notes
		Min	Max		
VSEH	Single-ended high level for strobes	$(VDD / 2) + 0.175$	note 3	V	1, 2
	Single-ended high level for CK, CK#	$(VDD / 2) + 0.175$	note 3	V	1, 2
VSEL	Single-ended low level for strobes	note 3	$(VDD / 2) - 0.175$	V	1, 2
	Single-ended low level for CK, CK#	note 3	$(VDD / 2) - 0.175$	V	1, 2
NOTE 1 For CK, CK# use VIH/VIL(ac) of ADD/CMD; for strobes (DQS, DQS#, DQL, DQL#, DQSU, DQSU#) use VIH/VIL(ac) of DQs.					
NOTE 2 VIH(ac)/VIL(ac) for DQs is based on VREFDQ; VIH(ac)/VIL(ac) for ADD/CMD is based on VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here					
NOTE 3 These values are not defined, however the single-ended signals CK, CK#, DQS, DQS#, DQL, DQL#, DQSU, DQSU# need to be within the respective limits (VIH(dc) max, VIL(dc)min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to ?\$paratext>? on page 126					

4.4 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input signals (CK, CK# and DQS, DQS#) must meet the requirements in Table 24. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS




Figure 90. V_{IX} Definition

Table 24: Cross point voltage for differential input signals (CK, DQS)

Symbol	Parameter	DDR3L-800/1066/1333/1600/1866		Unit	Notes
		Min	Max		
$V_{IX}(CK)$	Differential Input Cross Point Voltage relative to VDD/2 for CK, CK#	- 150	150	mV	1
$V_{IX}(DQS)$	Differential Input Cross Point Voltage relative to VDD/2 for DQS, DQS#	- 150	150	mV	
NOTE 1 The relation between V_{IX} Min/Max and V_{SEL}/V_{SEH} should satisfy following. $(VDD/2) + V_{IX} (\text{Min}) - V_{SEL} \geq 25\text{mV}$ $V_{SEH} - ((VDD/2) + V_{IX} (\text{Max})) \geq 25\text{mV}$					

4.5 Slew Rate Definitions for Single-Ended Input Signals

See "7.5 Address / Command Setup, Hold and Derating" on page 133 for single-ended slew rate definitions for address and command signals.

See "7.6 Data Setup, Hold and Slew Rate Derating" on page 140 for single-ended slew rate definitions for data signals.

4.6 Slew Rate Definitions for Differential Input Signals

Input slew rate for differential signals (CK, CK# and DQS, DQS#) are defined and measured as shown in Table 25 and Figure 91.

Table 25: Differential Input Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential input slew rate for rising edge (CK - CK# and DQS - DQS#).	$V_{ILdiffmax}$	$V_{IHdiffmin}$	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TR_{diff}$
Differential input slew rate for falling edge (CK - CK# and DQS - DQS#).	$V_{IHdiffmin}$	$V_{ILdiffmax}$	$[V_{IHdiffmin} - V_{ILdiffmax}] / \Delta TF_{diff}$

NOTE: The differential signal (i.e., CK - CK# and DQS - DQS#) must be linear between these thresholds.




Figure 91. Differential Input Slew Rate Definition for DQS, \overline{DQS} and CK, \overline{CK}

5. AC and DC Output Measurement Levels

5.1 Single Ended AC and DC Output Levels

Table 26 shows the output levels used for measurements of single ended signals.

Table 26: Single-ended AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, 1600, 1866	Unit	Notes
$V_{OH(DC)}$	DC output high measurement level (for IV curve linearity)	$0.8 \times V_{DDQ}$	V	
$V_{OM(DC)}$	DC output mid measurement level (for IV curve linearity)	$0.5 \times V_{DDQ}$	V	
$V_{OL(DC)}$	DC output low measurement level (for IV curve linearity)	$0.2 \times V_{DDQ}$	V	
$V_{OH(AC)}$	AC output high measurement level (for output SR)	$V_{TT} + 0.1 \times V_{DDQ}$	V	1
$V_{OL(AC)}$	AC output low measurement level (for output SR)	$V_{TT} - 0.1 \times V_{DDQ}$	V	1
NOTE 1 The swing of $\pm 0.1 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to $V_{TT} = V_{DDQ}/2$.				

5.2 Differential AC and DC Output Levels

Table 27 shows the output levels used for measurements of differential signals.

Table 27: Differential AC and DC Output Levels

Symbol	Parameter	DDR3-800, 1066, 1333, 1600, 1866	Unit	Notes
$V_{OHdiff(AC)}$	AC differential output high measurement level (for output SR)	$+ 0.2 \times V_{DDQ}$	V	1
$V_{OLdiff(AC)}$	AC differential output low measurement level (for output SR)	$- 0.2 \times V_{DDQ}$	V	1
NOTE 1 The swing of $\pm 0.2 \times V_{DDQ}$ is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of 40Ω and an effective test load of 25Ω to $V_{TT} = V_{DDQ}/2$ at each of the differential outputs.				

5.3 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals as shown in Table 28 and Figure 92.

Table 28: Single-ended Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Single-ended output slew rate for rising edge	$V_{OL(AC)}$	$V_{OH(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta T Rse$
Single-ended output slew rate for falling edge	$V_{OH(AC)}$	$V_{OL(AC)}$	$[V_{OH(AC)} - V_{OL(AC)}] / \Delta T Fse$
NOTE: Output slew rate is verified by design and characterization, and may not be subject to production test.			




Figure 92. Single-ended Output Slew Rate Definition

Table 29: Output Slew Rate (Single-ended)

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600		DDR3L-1866		Units
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Single-ended Output Slew Rate	SRQse	1.75	5 ¹⁾	1.75	5 ¹⁾	1.75	5 ¹⁾	1.75	5 ¹⁾	1.75	5 ¹⁾	V/ns
Description: SR: Slew Rate Q: Query Output (like in DQ, which stands for Data-in, Query-Output) se: Single-ended Signals For Ron = RZQ/7 setting Note 1): In two cases, a maximum slew rate of 6V/ns applies for a single DQ signal within a byte lane. Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low). Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 5 V/ns applies.												

5.4 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 30 and Figure 93.

Table 30: Differential Output Slew Rate Definition

Description	Measured		Defined by
	from	to	
Differential output slew rate for rising edge	$V_{OLdiff(AC)}$	$V_{OHdiff(AC)}$	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / \Delta TR_{diff}$
Differential output slew rate for falling edge	$V_{OHdiff(AC)}$	$V_{OLdiff(AC)}$	$[V_{OHdiff(AC)} - V_{OLdiff(AC)}] / \Delta TF_{diff}$

NOTE: Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 93. Differential Output Slew Rate Definition

Table 31: Differential Output Slew Rate

Parameter	Symbol	DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600		DDR3L-1866		Unit s
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Differential Output Slew Rate	SRQdiff	3.5	12	3.5	12	3.5	12	3.5	12	3.5	12	V/ns

Description:
 SR: Slew Rate
 Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
 diff: Differential Signals
 For Ron = RZQ/7 setting

5.5 Reference Load for AC Timing and Output Slew Rate

Figure 94 represents the effective reference load of 25 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 94. Reference Load for AC Timing and Output Slew Rate

5.6 Overshoot and Undershoot Specifications

5.6.1 Address and Control Overshoot and Undershoot Specifications

Table 32: AC Overshoot/Undershoot Specification for Address and Control Pins

	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 95)	0.4	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area. (See Figure 95)	0.4	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDD (See Figure 95)	0.67	0.5	0.4	0.33	0.28	V-ns
Maximum undershoot area below VSS (See Figure 95)	0.67	0.5	0.4	0.33	0.28	V-ns
(A0-A15, BA0-BA3, CS#, RAS#, CAS#, WE#, CKE, ODT)						

NOTE 1 The sum of the applied voltage (VDD) and peak amplitude overshoot voltage is not to exceed absolute maximum DC ratings.

NOTE 2 The sum of applied voltage (VDD) and peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings.




Figure 95. Address and Control Overshoot and Undershoot Definition

5.6.2 Clock, Data, Strobe and Mask Overshoot and Undershoot Specifications

Table 33: AC Overshoot/Undershoot Specification for Clock, Data, Strobe and Mask

	DDR3-800	DDR3-1066	DDR3-1333	DDR3-1600	DDR3-1866	Units
Maximum peak amplitude allowed for overshoot area. (See Figure 96)	0.4	0.4	0.4	0.4	0.4	V
Maximum peak amplitude allowed for undershoot area. (See Figure 96)	0.4	0.4	0.4	0.4	0.4	V
Maximum overshoot area above VDDQ (See Figure 96)	0.25	0.19	0.15	0.13	0.11	V-ns
Maximum undershoot area below VSSQ (See Figure 96)	0.25	0.19	0.15	0.13	0.11	V-ns
(CK, CK#, DQ, DQS, DQS#, DM)						

NOTE 1 The sum of the applied voltage (VDD) and peak amplitude overshoot voltage is not to exceed absolute maximum DC ratings.

NOTE 2 The sum of applied voltage (VDD) and peak amplitude undershoot voltage is not to exceed absolute maximum DC ratings.




Figure 96. Clock, Data, Strobe and Mask Overshoot and Undershoot Definition

5.7 34 ohm Output Driver DC Electrical Characteristics

A functional representation of the output buffer is shown in Figure 101. Output driver impedance RON is defined by the value of the external reference resistor R_{ZQ} as follows:

$$RON_{34} = R_{ZQ} / 7 \text{ (nominal } 34.3 \Omega \pm 10\% \text{ with nominal } R_{ZQ} = 240 \Omega)$$

The individual pull-up and pull-down resistors (RON_{Pu} and RON_{Pd}) are defined as follows:

$$RON_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|} \quad \text{under the condition that } RON_{Pd} \text{ is turned off} \quad (1)$$

$$RON_{Pd} = \frac{V_{Out}}{|I_{Out}|} \quad \text{under the condition that } RON_{Pu} \text{ is turned off} \quad (2)$$




Figure 97. Output Driver: Definition of Voltages and Currents

Table 34: Output Driver DC Electrical Characteristics, assuming $R_{ZQ} = 240 \text{ W}$; entire operating temperature range; after proper ZQ calibration

RON_{Nom}	Resistor	V_{Out}	min	nom	max	Unit	Notes
34 Ω	RON_{34Pd}	$V_{OLdc} = 0.2 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/7$	1, 2, 3
		$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/7$	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/7$	1, 2, 3
	RON_{34Pu}	$V_{OLdc} = 0.2 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/7$	1, 2, 3
		$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/7$	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/7$	1, 2, 3
40 Ω	RON_{40Pd}	$V_{OLdc} = 0.2 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/6$	1, 2, 3
		$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/6$	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/6$	1, 2, 3
	RON_{40Pu}	$V_{OLdc} = 0.2 \times V_{DDQ}$	0.9	1.0	1.45	$R_{ZQ}/6$	1, 2, 3
		$V_{OMdc} = 0.5 \times V_{DDQ}$	0.9	1.0	1.15	$R_{ZQ}/6$	1, 2, 3
		$V_{OHdc} = 0.8 \times V_{DDQ}$	0.6	1.0	1.15	$R_{ZQ}/6$	1, 2, 3
Mismatch between pull-up and pull-down, MM_{PuPd}		$V_{OMdc} = 0.5 \times V_{DDQ}$	-10		+10	%	1, 2, 4

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

NOTE 2 The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$.

NOTE 3 Pull-down and pull-up output driver impedances are recommended to be calibrated at $0.5 \times V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2 \times V_{DDQ}$ and $0.8 \times V_{DDQ}$.

NOTE 4 Measurement definition for mismatch between pull-up and pull-down, MM_{PuPd} :

Measure RON_{Pu} and RON_{Pd} , both at $0.5 \times V_{DDQ}$:

$$MM_{PuPd} = \frac{RON_{Pu} - RON_{Pd}}{RON_{Nom}} \times 100$$

5.7.1 Output Driver Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 35 and Table 36.

$$\Delta T = T - T(@\text{calibration}); \Delta V = VDDQ - VDDQ(@\text{calibration}); VDD = VDDQ$$

NOTE: $dR_{ON}dT$ and $dR_{ON}dV$ are not subject to production test but are verified by design and characterization.

Table 35: Output Driver Sensitivity Definition

	min	max	unit
$RONPU@ V_{OHdc}$	$0.6 - dR_{ON}dT_{TH}* DT - dR_{ON}dV_{H}* DV $	$1.1 + dR_{ON}dT_{TH}* DT + dR_{ON}dV_{H}* DV $	RZQ/7
$RON@ V_{OMdc}$	$0.9 - dR_{ON}dT_{M}* DT - dR_{ON}dV_{M}* DV $	$1.1 + dR_{ON}dT_{M}* DT + dR_{ON}dV_{M}* DV $	RZQ/7
$RONPD@ V_{OLdc}$	$0.6 - dR_{ON}dT_{L}* DT - dR_{ON}dV_{L}* DV $	$1.1 + dR_{ON}dT_{L}* DT + dR_{ON}dV_{L}* DV $	RZQ/7

Table 36: Output Driver Voltage and Temperature Sensitivity

Speed Bin	800/1066/1333		1600		unit
	min	max	min	max	
$dR_{ON}dT_M$	0	1.5	0	1.5	%/°C
$dR_{ON}dV_M$	0	0.15	0	0.13	%/mV
$dR_{ON}dT_L$	0	1.5	0	1.5	%/°C
$dR_{ON}dV_L$	0	0.15	0	0.13	%/mV
$dR_{ON}dT_H$	0	1.5	0	1.5	%/°C
$dR_{ON}dV_H$	0	0.15	0	0.13	%/mV

These parameters may not be subject to production test. They are verified by design and characterization.

5.8 On-Die Termination (ODT) Levels and I-V Characteristics

5.8.1 On-Die Termination (ODT) Levels and I-V Characteristics

On-Die Termination effective resistance RTT is defined by bits A9, A6 and A2 of the MR1 Register.

ODT is applied to the DQ, DM, DQS/DQS# and TDQS/TDQS# (x8 devices only) pins.

A functional representation of the on-die termination is shown in Figure 102. The individual pull-up and pull-down resistors (RTT_{Pu} and RTT_{Pd}) are defined as follows:

$$RTT_{Pu} = \frac{V_{DDQ} - V_{Out}}{|I_{Out}|} \text{ under the condition that } RTT_{Pd} \text{ is turned off} \quad (3)$$

$$RTT_{Pd} = \frac{V_{Out}}{|I_{Out}|} \text{ under the condition that } RTT_{Pu} \text{ is turned off} \quad (4)$$




Figure 98. On-Die Termination: Definition of Voltages and Currents

5.8.2 ODT DC Electrical Characteristics

Table 37 provides an overview of the ODT DC electrical characteristics. The values for $RTT_{60Pd120}$, $RTT_{60Pu120}$, $RTT_{120Pd240}$, $RTT_{120Pu240}$, RTT_{40Pd80} , RTT_{40Pu80} , RTT_{30Pd60} , RTT_{30Pu60} , RTT_{20Pd40} , RTT_{20Pu40} are not specification requirements, but can be used as design guide lines:

Table 37: ODT DC Electrical Characteristics, assuming $R_{ZQ} = 240\Omega \pm 1\%$ entire operating temperature range; after proper ZQ calibration

MR1 A9, A6, A2	RTT	Resistor	V_{Out}	min	nom	max	Unit	Notes
0, 1, 0	120 Ω	$RTT_{120Pd240}$	V_{OLdc} $0.2 \times V_{DDQ}$	0.6	1.00	1.15	R_{ZQ}	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	R_{ZQ}	1, 2, 3, 4,
			V_{OHdc} $0.8 \times V_{DDQ}$	0.9	1.00	1.45	R_{ZQ}	1, 2, 3, 4,
		$RTT_{120Pu240}$	V_{OLdc} $0.2 \times V_{DDQ}$	0.9	1.00	1.45	R_{ZQ}	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	R_{ZQ}	1, 2, 3, 4,
			V_{OHdc} $0.8 \times V_{DDQ}$	0.6	1.00	1.15	R_{ZQ}	1, 2, 3, 4,
	60 Ω	RTT_{120}	$V_{IL(ac)}$ to $V_{IH(ac)}$	0.9	1.00	1.65	$R_{ZQ}/2$	1, 2, 5,
		$RTT_{60Pd120}$	V_{OLdc} $0.2 \times V_{DDQ}$	0.6	1.00	1.15	$R_{ZQ}/2$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ}/2$	1, 2, 3, 4,
			V_{OHdc} $0.8 \times V_{DDQ}$	0.9	1.00	1.45	$R_{ZQ}/2$	1, 2, 3, 4,
	40 Ω	$RTT_{60Pu120}$	V_{OLdc} $0.2 \times V_{DDQ}$	0.9	1.00	1.45	$R_{ZQ}/2$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ}/2$	1, 2, 3, 4,
			V_{OHdc} $0.8 \times V_{DDQ}$	0.6	1.00	1.15	$R_{ZQ}/2$	1, 2, 3, 4,
		RTT_{60}	$V_{IL(ac)}$ to $V_{IH(ac)}$	0.9	1.00	1.65	$R_{ZQ}/4$	1, 2, 5,
0, 1, 1	40 Ω	RTT_{40Pd80}	V_{OLdc} $0.2 \times V_{DDQ}$	0.6	1.00	1.15	$R_{ZQ}/3$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ}/3$	1, 2, 3, 4,
			V_{OHdc} $0.8 \times V_{DDQ}$	0.9	1.00	1.45	$R_{ZQ}/3$	1, 2, 3, 4,
		RTT_{40Pu80}	V_{OLdc} $0.2 \times V_{DDQ}$	0.9	1.00	1.45	$R_{ZQ}/3$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ}/3$	1, 2, 3, 4,
			V_{OHdc} $0.8 \times V_{DDQ}$	0.6	1.00	1.15	$R_{ZQ}/3$	1, 2, 3, 4,
	RTT_{40}	$V_{IL(ac)}$ to $V_{IH(ac)}$	0.9	1.00	1.65	$R_{ZQ}/6$	1, 2, 5,	

Table 37: ODT DC Electrical Characteristics, assuming $R_{ZQ} = 240\Omega \pm 1\%$ entire operating temperature range; after proper ZQ calibration

MR1 A9, A6, A2	RTT	Resistor	V_{Out}	min	nom	max	Unit	Notes
1, 0, 1	30 Ω	RTT_{30Pd60}	$\frac{V_{OLdc}}{0.2 \times V_{DDQ}}$	0.6	1.00	1.15	$R_{ZQ/4}$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ/4}$	1, 2, 3, 4,
			$\frac{V_{OHdc}}{0.8 \times V_{DDQ}}$	0.9	1.00	1.45	$R_{ZQ/4}$	1, 2, 3, 4,
		RTT_{30Pu60}	$\frac{V_{OLdc}}{0.2 \times V_{DDQ}}$	0.9	1.00	1.45	$R_{ZQ/4}$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ/4}$	1, 2, 3, 4,
	20 Ω	RTT_{20Pd40}	$\frac{V_{OLdc}}{0.2 \times V_{DDQ}}$	0.6	1.00	1.15	$R_{ZQ/6}$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ/6}$	1, 2, 3, 4,
			$\frac{V_{OHdc}}{0.8 \times V_{DDQ}}$	0.9	1.00	1.45	$R_{ZQ/6}$	1, 2, 3, 4,
		RTT_{20Pu40}	$\frac{V_{OLdc}}{0.2 \times V_{DDQ}}$	0.9	1.00	1.45	$R_{ZQ/6}$	1, 2, 3, 4,
			$0.5 \times V_{DDQ}$	0.9	1.00	1.15	$R_{ZQ/6}$	1, 2, 3, 4,
		RTT_{20}	$V_{IL(ac)}$ to $V_{IH(ac)}$	0.9	1.00	1.65	$R_{ZQ/12}$	1, 2, 5,
Deviation of V_M w.r.t. $V_{DDQ}/2$, DV_M				-5		+5	%	1, 2, 5, 6,

NOTE 1 The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.

NOTE 2 The tolerance limits are specified under the condition that $V_{DDQ} = V_{DD}$ and that $V_{SSQ} = V_{SS}$.

NOTE 3 Pull-down and pull-up ODT resistors are recommended to be calibrated at $0.5 \times V_{DDQ}$. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at $0.2 \times V_{DDQ}$ and $0.8 \times V_{DDQ}$.

NOTE 4 Not a specification requirement, but a design guide line.

NOTE 5 Measurement definition for RTT:

Apply $V_{IH(ac)}$ to pin under test and measure current $I(V_{IH(ac)})$, then apply $V_{IL(ac)}$ to pin under test and measure current $I(V_{IL(ac)})$ respectively.

$$RTT = \frac{V_{IH(ac)} - V_{IL(ac)}}{I(V_{IH(ac)}) - I(V_{IL(ac)})}$$

NOTE 6 Measurement definition for V_M and DV_M :

Measure voltage (V_M) at test pin (midpoint) with no load:

$$\Delta V_M = \left(\frac{2 \times V_M}{V_{DDQ}} - 1 \right) \times 100$$

5.8.3 ODT Temperature and Voltage sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to Table 38 and Table 39.

$$DT = T - T(@\text{calibration}); DV = VDDQ - VDDQ(@\text{calibration}); VDD = VDDQ$$

Table 38: ODT Sensitivity Definition

	min	max	unit
RTT	$0.9 - dR_{TT}dT^* DT - dR_{TT}dV^* DV $	$1.6 + dR_{TT}dT^* DT + dR_{TT}dV^* DV $	RZQ/2,4,6,8,12

Table 39: ODT Voltage and Temperature Sensitivity

	min	max	unit
$dR_{TT}dT$	0	1.5	%/ $^{\circ}\text{C}$
$dR_{TT}dV$	0	0.15	%/mV

These parameters may not be subject to production test. They are verified by design and characterization

5.9 ODT Timing Definitions

5.9.1 Test Load for ODT Timings

Different than for timing measurements, the reference load for ODT timings is defined in Figure 99




Figure 99. ODT Timing Reference Load

5.9.2 ODT Timing Definitions

Definitions for t_{AON} , t_{AONPD} , t_{AOF} , t_{AOFPD} and t_{ADC} are provided in Table 40 and subsequent figures. Measurement reference settings are provided in Table 41.

Table 40: ODT Timing Definitions

Symbol	Begin Point Definition	End Point Definition	Figure
t_{AON}	Rising edge of CK - CK# defined by the end point of ODTLon	Extrapolated point at VSSQ	Figure 100
t_{AONPD}	Rising edge of CK - CK# with ODT being first registered high	Extrapolated point at VSSQ	Figure 101
t_{AOF}	Rising edge of CK - CK# defined by the end point of ODTLoff	End point: Extrapolated point at VRTT_Nom	Figure 102
t_{AOFPD}	Rising edge of CK - CK# with ODT being first registered low	End point: Extrapolated point at VRTT_Nom	Figure 103
t_{ADC}	Rising edge of CK - CK# defined by the end point of ODTLcnw, ODTLcwn4 or ODTLcwn8	End point: Extrapolated point at VRTT_Wr and VRTT_Nom respectively	Figure 104

Table 41: Reference Settings for ODT Timing Measurements

Measured Parameter	RTT_Nom Setting	RTT_Wr Setting	V_{SW1} [V]	V_{SW2} [V]	Note
t_{AON}	$R_{ZQ}/4$	NA	0.05	0.10	
	$R_{ZQ}/12$	NA	0.10	0.20	
t_{AONPD}	$R_{ZQ}/4$	NA	0.05	0.10	
	$R_{ZQ}/12$	NA	0.10	0.20	
t_{AOF}	$R_{ZQ}/4$	NA	0.05	0.10	
	$R_{ZQ}/12$	NA	0.10	0.20	
t_{AOFPD}	$R_{ZQ}/4$	NA	0.05	0.10	
	$R_{ZQ}/12$	NA	0.10	0.20	
t_{ADC}	$R_{ZQ}/12$	$R_{ZQ}/2$	0.20	0.25	




Figure 100. Definition of t_{AON}




Figure 101. Definition of t_{AONPD}




Figure 102. Definition of t_{AOF}




Figure 103. Definition of t_{AOFPD}




Figure 104. Definition of t_{ADC}

6. Electrical Characteristics & AC Timing for DDR3L-800 to DDR3L-1866

6.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR3 SDRAM device.

6.1.1 Definition for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(\text{avg}) = \left(\sum_{j=1}^N tCK_j \right) / N$$

where N = 200

6.1.2 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject to production test.

6.1.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(\text{avg}) = \left(\sum_{j=1}^N tCH_j \right) / (N \times tCK(\text{avg}))$$

where N = 200

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(\text{avg}) = \left(\sum_{j=1}^N tCL_j \right) / (N \times tCK(\text{avg}))$$

where N = 200

6.1.4 Definition for tJIT(per) and tJIT(per,lck)

tJIT(per) is defined as the largest deviation of any signal tCK from tCK(avg).

$tJIT(\text{per}) = \text{Min/max of } \{tCK_i - tCK(\text{avg}) \text{ where } i = 1 \text{ to } 200\}$.

tJIT(per) defines the single period jitter when the DLL is already locked.

tJIT(per,lck) uses the same definition for single period jitter, during the DLL locking period only.

tJIT(per) and tJIT(per,lck) are not subject to production test.

6.1.5 Definition for tJIT(cc) and tJIT(cc,lck)

tJIT(cc) is defined as the absolute difference in clock period between two consecutive clock cycles.

$tJIT(\text{cc}) = \text{Max of } \{|tCK_{i+1} - tCK_i|\}$.

tJIT(cc) defines the cycle to cycle jitter when the DLL is already locked.

tJIT(cc,lck) uses the same definition for cycle to cycle jitter, during the DLL locking period only.

tJIT(cc) and tJIT(cc,lck) are not subject to production test.

6.1.6 Definition for tERR(nper)

tERR is defined as the cumulative error across n multiple consecutive cycles from tCK(avg). tERR is not subject to production test.

6.2 Refresh parameters by device density

Table 42: Refresh parameters by device density

Parameter	Symbol		512Mb	1Gb	2Gb	4Gb	8Gb	Units	Notes
REF command to ACT or REF command time	tRFC		90	110	160	260	350	ns	
Average periodic refresh interval	tREFI	$0^{\circ}\text{C} \leq T_{\text{CASE}} \leq 85^{\circ}\text{C}$	7.8	7.8	7.8	7.8	7.8	μs	
		$85^{\circ}\text{C} < T_{\text{CASE}} \leq 95^{\circ}\text{C}$	3.9	3.9	3.9	3.9	3.9	μs	1

NOTE 1 Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material.

7. Electrical Characteristics and AC Timing

7.1 Timing Parameters for DDR3L-800, DDR3L-1067, DDR3L-1333, and DDR3L-1600 Speed Bins

Table 43: Timing parameters by Speed Bin

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Clock Timing											
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	-	8	-	8	-	8	-	ns	6
Average Clock Period	tCK(avg)	“Standard Speed Bins” in product datasheet								ps	
Average high pulse width	tCH(avg)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	tCK (avg)	
Average low pulse width	tCL(avg)	0.47	0.53	0.47	0.53	0.47	0.53	0.47	0.53	tCK (avg)	
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps	
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	0.43	-	0.43	-	0.43	-	tCK (avg)	25
Absolute clock LOW pulse width	tCL(abs)	0.43	-	0.43	-	0.43	-	0.43	-	tCK (avg)	26
Clock Period Jitter	JIT(per)	- 100	100	- 90	90	- 80	80	- 70	70	ps	
Clock Period Jitter during DLL locking period	tJIT(per, lck)	- 90	90	- 80	80	- 70	70	- 60	60	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	200		180		160		140		ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	180		160		140		120		ps	
Duty Cycle Jitter	tJIT(duty)	-	-	-	-	-	-	-	-	ps	
Cumulative error across 2 cycles	tERR(2per)	- 147	147	- 132	132	- 118	118	- 103	103	ps	
Cumulative error across 3 cycles	tERR(3per)	- 175	175	- 157	157	- 140	140	- 122	122	ps	
Cumulative error across 4 cycles	tERR(4per)	- 194	194	- 175	175	- 155	155	- 136	136	ps	
Cumulative error across 5 cycles	tERR(5per)	- 209	209	- 188	188	- 168	168	- 147	147	ps	
Cumulative error across 6 cycles	tERR(6per)	- 222	222	- 200	200	- 177	177	- 155	155	ps	
Cumulative error across 7 cycles	tERR(7per)	- 232	232	- 209	209	- 186	186	- 163	163	ps	
Cumulative error across 8 cycles	tERR(8per)	- 241	241	- 217	217	- 193	193	- 169	169	ps	
Cumulative error across 9 cycles	tERR(9per)	- 249	249	- 224	224	- 200	200	- 175	175	ps	

Table 43: Timing parameters by Speed Bin (Continued)

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Cumulative error across 10 cycles	tERR(10per)	- 257	257	- 231	231	- 205	205	- 180	180	ps	
Cumulative error across 11 cycles	tERR(11per)	- 263	263	- 237	237	- 210	210	- 184	184	ps	
Cumulative error across 12 cycles	tERR(12per)	- 269	269	- 242	242	- 215	215	- 188	188	ps	
Cumulative error across n = 13, 14 . . . 49, 50 cycles	tERR(nper)	$t_{ERR(nper)min} = (1 + 0.68\ln(n)) * t_{JIT(per)min}$ $t_{ERR(nper)max} = (1 + 0.68\ln(n)) * t_{JIT(per)max}$								ps	24
Data Timing											
DQS, DQS# to DQ skew, per group, per access	tDQSQ	-	200	-	150	-	125	-	100	ps	13
DQ output hold time from DQS, DQS#	tQH	0.38	-	0.38	-	0.38	-	0.38	-	tCK(avg)	13, g
DQ low-impedance time from CK, CK#	tLZ(DQ)	- 800	400	- 600	300	- 500	250	- 450	225	ps	13, 14, f
DQ high impedance time from CK, CK#	tHZ(DQ)	-	400	-	300	-	250	-	225	ps	13, 14, f
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	tDS(base) AC160 SR =1V/ns	90	-	40	-	-	-	-	-	ps	d, 17
	tDS(base) AC135 SR =1V/ns	140	-	90	-	45	-	25	-	ps	d, 17
	tDS(base) AC130 SR =2V/ns	-	-	-	-	-	-	-	-	ps	d
Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	tDH(base) DC190 SR = 1V/ns	160	-	110	-	75	-	55	-	ps	d, 17
	tDH(base) DC190 SR = 2V/ns	-	-	-	-	-	-	-	-	ps	d
DQ and DM Input pulse width for each input	tDIPW	600	-	490	-	400	-	360	-	ps	28
Data Strobe Timing											
DQS,DQS# differential READ Preamble	tRPRE	0.9	Note 19	0.9	Note 19	0.9	Note 19	0.9	Note 19	tCK(avg)	13, 19, g
DQS, DQS# differential READ Postamble	tRPST	0.3	Note 11	0.3	Note 11	0.3	Note 11	0.3	Note 11	tCK(avg)	11, 13, g
DQS, DQS# differential output high time	tQSH	0.38	-	0.38	-	0.40	-	0.40	-	tCK(avg)	13, g
DQS, DQS# differential output low time	tQLS	0.38	-	0.38	-	0.40	-	0.40	-	tCK(avg)	13, g
DQS, DQS# differential WRITE Preamble	tWPRE	0.9	-	0.9	-	0.9	-	0.9	-	tCK(avg)	1

Table 43: Timing parameters by Speed Bin (Continued)

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
DQS, DQS# differential WRITE Postamble	tWPST	0.3	-	0.3	-	0.3	-	0.3	-	tCK (avg)	1
DQS, DQS# rising edge output access time from rising CK, CK#	tDQSCK	- 400	400	- 300	300	- 255	255	- 225	225	ps	13, f
DQS and DQS# low-impedance time (Referenced from RL - 1)	tLZ(DQS)	- 800	400	- 600	300	- 500	250	- 450	225	ps	13, 14, f
DQS and DQS# high-impedance time (Referenced from RL + BL/2)	tHZ(DQS)	-	400	-	300	-	250	-	225	ps	13, 14, f
DQS, DQS# differential input low pulse width	tDQSL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK (avg)	29, 31
DQS, DQS# differential input high pulse width	tDQSH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK (avg)	30, 31
DQS, DQS# rising edge to CK, CK# rising edge	tDQSS	- 0.25	0.25	- 0.25	0.25	- 0.25	0.25	- 0.27	0.27	tCK (avg)	c
DQS, DQS# falling edge setup time to CK, CK# rising edge	tDSS	0.2	-	0.2	-	0.2	-	0.18	-	tCK (avg)	c, 32
DQS, DQS# falling edge hold time from CK, CK# rising edge	tDSH	0.2	-	0.2	-	0.2	-	0.18	-	tCK (avg)	c, 32

Command and Address Timing

DLL locking time	tDLLK	512	-	512	-	512	-	512	-	nCK	
Internal READ Command to PRE-CHARGE Command delay	tRTP	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-		e
Delay from start of internal write transaction to internal read command	tWTR	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-		e, 18
WRITE recovery time	tWR	15	-	15	-	15	-	15	-	ns	e, 18
Mode Register Set command cycle time	tMRD	4	-	4	-	4	-	4	-	nCK	
Mode Register Set command update delay	tMOD	max(12nCK, 15ns)	-	max(12nCK, 15ns)	-	max(12nCK, 15ns)	-	max(12nCK, 15ns)	-		
ACT to internal read or write delay time	tRCD	Refer to the individual data sheet for its frequencies supported & latencies.									e
PRE command period	tRP										e
ACT to ACT or REF command period	tRC										e

Table 43: Timing parameters by Speed Bin (Continued)

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
CAS# to CAS# command delay	tCCD	4	-	4	-	4	-	4	-	nCK	
Auto precharge write recovery + precharge time	tDAL(min)	WR + roundup(tRP / tCK(avg))								nCK	
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	1	-	nCK	22
ACTIVE to PRE-CHARGE command period	tRAS	Refer to the individual data sheet for its frequencies supported & latencies.								e	
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max(4nCK, 10ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 6ns)	-	max(4nCK, 6ns)	-		e
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max(4nCK, 10ns)	-	max(4nCK, 10ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-		e
Four activate window for 1KB page size	tFAW	40	-	37.5	-	30	-	30	-	ns	e
Four activate window for 2KB page size	tFAW	50	-	50	-	45	-	40	-	ns	e
Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	tIS(base) AC160 SR = 1V/ns	215	-	140	-	80	-	60	-	ps	b, 16
	tIS(base) AC135 SR = 1V/ns	365	-	290	-	205	-	185	-	ps	b, 16,
	tIS(base) AC125 SR = 1V/ns	-	-	-	-	-	-	-	-	ps	b, 16,
Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	tIH(base) DC90 SR = 1V/ns	285	-	210	-	150	-	130	-	ps	b, 16
Control and Address Input pulse width for each input	tIPW	900	-	780	-	620	-	560	-	ps	28
Calibration Timing											
Power-up and RESET calibration time	tZQinit	max(512nCK, 640ns)	-	max(512nCK, 640ns)	-	max(512nCK, 640ns)	-	max(512nCK, 640ns)	-		
Normal operation Full calibration time	tZQoper	max(256nCK, 320ns)	-	max(256nCK, 320ns)	-	max(256nCK, 320ns)	-	max(256nCK, 320ns)	-		
Normal operation Short calibration time	tZQCS	max(64nCK, 80ns)	-	max(64nCK, 80ns)	-	max(64nCK, 80ns)	-	max(64nCK, 80ns)	-		23
Reset Timing											
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-	max(5nCK, tRFC(min) + 10ns)	-		

Table 43: Timing parameters by Speed Bin (Continued)

Parameter		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Self Refresh Timings											
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK, tRFC(min) + 10ns)	-	nCK							
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	tDLLK(min)	-	nCK	
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKE(min) + 1 nCK	-	nCK							
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5 nCK, 10 ns)	-	nCK							
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5 nCK, 10 ns)	-	nCK							
Power Down Timings											
Exit Power Down with DLL on to any valid command; Exit Pre-charge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max(3nCK, 7.5ns)	-	max(3nCK, 7.5ns)	-	max(3nCK, 6ns)	-	max(3nCK, 6ns)	-	nCK	
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDLL	max(10nCK, 24ns)	-	nCK	2						
CKE minimum pulse width	tCKE	max(3nCK 7.5ns)	-	max(3nCK, 5.625ns)	-	max(3nCK, 5.625ns)	-	max(3nCK, 5ns)	-	nCK	
Command pass disable delay	tCPDED	1	-	1	-	1	-	1	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9 * tREFI	nCK	15						
Timing of ACT command to Power Down entry	tACTPDEN	1	-	1	-	1	-	1	-	nCK	20
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	-	1	-	1	-	1	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 + 1	-	nCK							

Table 43: Timing parameters by Speed Bin (Continued)

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL + 4 + (tWR / tCK(avg))	-	WL + 4 + (tWR / tCK(avg))	-	WL + 4 + (tWR / tCK(avg))	-	WL + 4 + (tWR / tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAP-DEN	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	nCK	10
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL + 2 + (tWR / tCK(avg))	-	WL + 2 + (tWR / tCK(avg))	-	WL + 2 + (tWR / tCK(avg))	-	WL + 2 + (tWR / tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BC4MRS)	tWRAP-DEN	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	1	-	1	-	nCK	20, 21
Timing of MRS command to Power Down entry	tMRSP-DEN	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-	tMOD(min)	-		
ODT Timings											
ODT turn on Latency	ODTLon	WL - 2 = CWL + AL - 2								nCK	
ODT turn off Latency	ODTLooff	WL - 2 = CWL + AL - 2								nCK	
ODT high time without write command or with write command and BC4	ODTH4	4	-	4	-	4	-	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	6	-	6	-	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	2	8.5	2	8.5	2	8.5	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	2	8.5	2	8.5	2	8.5	ns	
RTT turn-on	tAON	-400	400	-300	300	-250	250	-225	225	ps	7, f
RTT_Nom and RTT_WR turn-off time from ODTLooff reference	tAOF	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	tCK (avg)	8, f
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	tCK (avg)	f
Write Leveling Timings											

Table 43: Timing parameters by Speed Bin (Continued)

		DDR3L-800		DDR3L-1066		DDR3L-1333		DDR3L-1600			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
First DQS/DQS# rising edge after write leveling mode is programmed	tWLMDRD	40	-	40	-	40	-	40	-	nCK	3
DQS/DQS# delay after write leveling mode is programmed	tWL-DQSEN	25	-	25	-	25	-	25	-	nCK	3
Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	325	-	245	-	195	-	165	-	ps	
Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	tWLH	325	-	245	-	195	-	165	-	ps	
Write leveling output delay	tWLO	0	9	0	9	0	9	0	7.5	ns	

^a The setup and hold parameters in this table apply 1.35V (see Table “Recommended DC Operating Conditions - DDR3L (1.35V) operation” in component datasheet) operation only. If the device is operated at 1.5V (see Table “Recommended DC Operating Conditions - DDR3 (1.5V) operation in component datasheet) the respective parameters in JESD79-3 (tIS(base, AC175), tIS(base, AC150), tIH(base, DC100), tDS(base, AC150), tDH(base, DC100), etc.) apply. The 1.5V setup/hold parameters (tIS(base, A175), tIS(base, AC150), tIH(base, DC100), tDS(base, AC175), tDS(base, AC150), tDH(base, DC100), etc.) do not apply with the device is operated in the 1.35V voltage range.

NOTE 1 The general notes from JESD79-3E, 7.4, apply to Table 43.

NOTE 2 $V_{DD} = V_{DDQ} = 1.35V + 0.100/-0.067V$

7.2 Timing Parameters for DDR3L-1866 and Speed Bins

Table 44: Timing parameters by Speed Bin

		DDR3L-1866				
Parameter	Symbol	Min	Max	Units	Notes	
Clock Timing						
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	-	ns	6	
Average Clock Period	tCK(avg)	"Standard Speed Bins" in product datasheet			ps	
Average high pulse width	tCH(avg)	0.47	0.53	tCK (avg)		
Average low pulse width	tCL(avg)	0.47	0.53	tCK (avg)		
Absolute Clock Period	tCK(abs)	tCK(avg)min + tJIT(per)min	tCK(avg)max + tJIT(per)max	ps		
Absolute clock HIGH pulse width	tCH(abs)	0.43	-	tCK (avg)	25	
Absolute clock LOW pulse width	tCL(abs)	0.43	-	tCK (avg)	26	
Clock Period Jitter	JIT(per)	-60	60	ps		
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-50	50	ps		
Cycle to Cycle Period Jitter	tJIT(cc)	120			ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	100			ps	
Duty Cycle Jitter	tJIT(duty)	-	-	ps		
Cumulative error across 2 cycles	tERR(2per)	-88	88	ps		
Cumulative error across 3 cycles	tERR(3per)	-105	105	ps		
Cumulative error across 4 cycles	tERR(4per)	-117	117	ps		
Cumulative error across 5 cycles	tERR(5per)	-126	126	ps		
Cumulative error across 6 cycles	tERR(6per)	-133	133	ps		
Cumulative error across 7 cycles	tERR(7per)	-139	139	ps		
Cumulative error across 8 cycles	tERR(8per)	-145	145	ps		
Cumulative error across 9 cycles	tERR(9per)	-150	150	ps		
Cumulative error across 10 cycles	tERR(10per)	-154	154	ps		
Cumulative error across 11 cycles	tERR(11per)	-158	158	ps		

Table 44: Timing parameters by Speed Bin (Continued)

		DDR3L-1866			
Parameter	Symbol	Min	Max	Units	Notes
Cumulative error across 12 cycles	tERR(12per)	-161	161	ps	
Cumulative error across n = 13, 14 . . . 49, 50 cycles	tERR(nper)	$tERR(nper)min = (1 + 0.68\ln(n)) * tJIT(per)min$ $tERR(nper)max = (1 + 0.68\ln(n)) * tJIT(per)max$		ps	24
Data Timing					
DQS, DQS# to DQ skew, per group, per access	tDQSQ	-	85	ps	13
DQ output hold time from DQS, DQS#	tQH	0.38	-	tCK (avg)	13, g
DQ low-impedance time from CK, CK#	tLZ(DQ)	- 390	195	ps	13, 14, f
DQ high impedance time from CK, CK#	tHZ(DQ)	-	195	ps	13, 14, f
Data setup time to DQS, DQS# referenced to Vih(ac) / Vil(ac) levels	tDS(base) AC160 SR = 1V/ns	-	-	ps	d, 17
	tDS(base) AC135 SR = 1V/ns	-	-	ps	d
	tDS(base) AC130 SR = 1V/ns	70	-	ps	d, 17
Data hold time from DQS, DQS# referenced to Vih(dc) / Vil(dc) levels	tDH(base) DC90 SR = 1V/ns	-	-	ps	d, 17
	tDH(base) DC90 SR = 2V/ns	75	-	ps	d
DQ and DM Input pulse width for each input	tDIPW	320	-	ps	28
Data Strobe Timing					
DQS, DQS# differential READ Preamble	tRPRE	0.9	Note 19	tCK (avg)	13, 19, g
DQS, DQS# differential READ Postamble	tRPST	0.3	Note 11	tCK (avg)	11, 13, g
DQS, DQS# differential output high time	tQSH	0.4	-	tCK (avg)	13, g
DQS, DQS# differential output low time	tQLS	0.4	-	tCK (avg)	13, g
DQS, DQS# differential WRITE Preamble	tWPRE	0.9	-	tCK (avg)	1
DQS, DQS# differential WRITE Postamble	tWPST	0.3	-	tCK (avg)	1

Table 44: Timing parameters by Speed Bin (Continued)

		DDR3L-1866			
Parameter	Symbol	Min	Max	Units	Notes
DQS, DQS# rising edge output access time from rising CK, CK#	tDQSCK	- 195	195	ps	13, f
DQS and DQS# low-impedance time (Referenced from RL - 1)	tLZ(DQS)	- 390	195	ps	13, 14, f
DQS and DQS# high-impedance time (Referenced from RL + BL/2)	tHZ(DQS)	-	195	ps	13, 14, f
DQS, DQS# differential input low pulse width	tDQSL	0.45	0.55	tCK (avg)	29, 31
DQS, DQS# differential input high pulse width	tDQSH	0.45	0.55	tCK (avg)	30, 31
DQS, DQS# rising edge to CK, CK# rising edge	tDQSS	- 0.27	0.27	tCK (avg)	c
DQS, DQS# falling edge setup time to CK, CK# rising edge	tDSS	0.18	-	tCK (avg)	c, 32
DQS, DQS# falling edge hold time from CK, CK# rising edge	tDSH	0.18	-	tCK (avg)	c, 32
Command and Address Timing					
DLL locking time	tDLLK	512	-	nCK	
Internal READ Command to PRE-CHARGE Command delay	tRTP	max(4nCK, 7.5ns)	-		e
Delay from start of internal write transaction to internal read command	tWTR	max(4nCK, 7.5ns)	-		e, 18
WRITE recovery time	tWR	15	-	ns	e, 18
Mode Register Set command cycle time	tMRD	4	-	nCK	
Mode Register Set command update delay	tMOD	max(12nCK, 15ns)	-		
ACT to internal read or write delay time	tRCD	Refer to the individual data sheet for its frequencies supported & latencies.			e
PRE command period	tRP				e
ACT to ACT or REF command period	tRC				e
CAS# to CAS# command delay	tCCD	4	-	nCK	

Table 44: Timing parameters by Speed Bin (Continued)

		DDR3L-1866			
Parameter	Symbol	Min	Max	Units	Notes
Auto precharge write recovery + precharge time	tDAL(min)	WR + roundup(tRP / tCK(avg))			nCK
Multi-Purpose Register Recovery Time	tMPRR	1	-	nCK	22
ACTIVE to PRE-CHARGE command period	tRAS	Refer to the individual data sheet for its frequencies supported & latencies.			e
ACTIVE to ACTIVE command period for 1KB page size	tRRD	max(4nCK, 5.0ns)	-		e
ACTIVE to ACTIVE command period for 2KB page size	tRRD	max(4nCK, 6.0ns)	-		e
Four activate window for 1KB page size	tFAW	27	-	ns	e
Four activate window for 2KB page size	tFAW	35	-	ns	e
Command and Address setup time to CK, CK# referenced to Vih(ac) / Vil(ac) levels	tIS(base) AC160 SR = 1V/ns	-	-	ps	b, 16
	tIS(base) AC130 SR = 1V/ns	65	-	ps	b, 16
	tIS(base) AC125 SR = 1V/ns	150	-	ps	b, 16
Command and Address hold time from CK, CK# referenced to Vih(dc) / Vil(dc) levels	tIH(base) DC90 SR = 1V/ns	110	-	ps	b, 16
Control and Address Input pulse width for each input	tIPW	535	-	ps	28
Calibration Timing					
Power-up and RESET calibration time	tZQinit	max(512nCK, 640ns)	-		
Normal operation Full calibration time	tZQoper	max(256nCK, 320ns)	-		
Normal operation Short calibration time	tZQCS	max(64nCK, 80ns)	-		23
Reset Timing					
Exit Reset from CKE HIGH to a valid command	tXPR	max(5nCK, tRFC(min) + 10ns)	-		
Self Refresh Timings					

Table 44: Timing parameters by Speed Bin (Continued)

		DDR3L-1866			
Parameter	Symbol	Min	Max	Units	Notes
Exit Self Refresh to commands not requiring a locked DLL	tXS	max(5nCK, tRFC(min) + 10ns)	-		
Exit Self Refresh to commands requiring a locked DLL	tXSDL	tDLLK(min)	-	nCK	
Minimum CKE low width for Self Refresh entry to exit timing	tCKESR	tCKE(min) + 1 nCK	-		
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5 nCK, 10ns)	-		
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5 nCK, 10 ns)	-		
Power Down Timings					
Exit Power Down with DLL on to any valid command; Exit Precharge Power Down with DLL frozen to commands not requiring a locked DLL	tXP	max(3nCK, 6ns)	-		
Exit Precharge Power Down with DLL frozen to commands requiring a locked DLL	tXPDL	max(10nCK, 24ns)	-		2
CKE minimum pulse width	tCKE	max(3nCK 5ns)	-		
Command pass disable delay	tCPDED	2	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9 * tREFI		15
Timing of ACT command to Power Down entry	tACTPDEN	1	-	nCK	20
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	-	nCK	20
Timing of RD/RDA command to Power Down entry	tRDPDEN	RL + 4 + 1	-	nCK	
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL + 4 + (tWR / tCK(avg))	-	nCK	9

Table 44: Timing parameters by Speed Bin (Continued)

		DDR3L-1866			
Parameter	Symbol	Min	Max	Units	Notes
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL + 4 + WR + 1	-	nCK	10
Timing of WR command to Power Down entry (BC4MRS)	tWRPDEN	WL + 2 + (tWR / tCK(avg))	-	nCK	9
Timing of WRA command to Power Down entry (BC4MRS)	tWRAPDEN	WL + 2 + WR + 1	-	nCK	10
Timing of REF command to Power Down entry	tREFPDEN	1	-	nCK	20, 21
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-		
ODT Timings					
ODT turn on Latency	ODTLon	WL - 2 = CWL + AL - 2		nCK	
ODT turn off Latency	ODTloff	WL - 2 = CWL + AL - 2		nCK	
ODT high time without write command or with write command and BC4	ODTH4	4	-	nCK	
ODT high time with Write command and BL8	ODTH8	6	-	nCK	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONPD	2	8.5	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFPD	2	8.5	ns	
RTT turn-on	tAON	- 195	195	ps	7, f
RTT_Nom and RTT_WR turn-off time from ODTloff reference	tAOF	0.3	0.7	tCK(a vg)	8, f
RTT dynamic change skew	tADC	0.3	0.7	tCK(a vg)	f
Write Leveling Timings					
First DQS/DQS# rising edge after write leveling mode is programmed	tWLMRD	40	-	nCK	3
DQS/DQS# delay after write leveling mode is programmed	tWLDQSEN	25	-	nCK	3

Table 44: Timing parameters by Speed Bin (Continued)

		DDR3L-1866			
Parameter	Symbol	Min	Max	Units	Notes
Write leveling setup time from rising CK, CK# crossing to rising DQS, DQS# crossing	tWLS	140	-	ps	
Write leveling hold time from rising DQS, DQS# crossing to rising CK, CK# crossing	tWLH	140	-	ps	
Write leveling output delay	tWLO	0	7.5	ns	
Write leveling output error	tWLOE	0	2	ns	

^a The setup and hold parameters in this table apply 1.35V (see Table "Recommended DC Operating Conditions - DDR3L (1.35V) operation" in component datasheet) operation only. If the device is operated at 1.5V (see Table "Recommended DC Operating Conditions - DDR3 (1.5V) operation in component datasheet) the respective parameters in JESD79-3 (tIS(base, AC175), tIS(base, AC150), tIH(base, DC100), tDS(base, AC150), tDH(base, DC100), etc.) apply. The 1.5V setup/hold parameters (tIS(base, A175), tIS(base, AC150), tIH(base, DC100), tDS(base, AC175), tDS(base, AC150), tDH(base, DC100), etc.) do not apply with the device is operated in the 1.35V voltage range.

NOTE 1 The general notes from JESD79-3E, 7.4, apply to Table 44.
$V_{DD} = V_{DDQ} = 1.35V + 0.100/-0.067V$

7.3 Jitter Notes

- Specific Note a Unit 'tCK(avg)' represents the actual tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. ex) tMRD = 4 [nCK] means; if one Mode Register Set command is registered at Tm, another Mode Register Set command may be registered at Tm+4, even if (Tm+4 - Tm) is 4 x tCK(avg) + tERR(4per),min.
- Specific Note b These parameters are measured from a command/address signal (CKE, CS#, RAS#, CAS#, WE#, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- Specific Note c These parameters are measured from a data strobe signal (DQS(L/U), DQS(L/U)#) crossing to its respective clock signal (CK, CK#) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), tJIT(cc), etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- Specific Note d These parameters are measured from a data signal (DM(L/U), DQ(L/U)0, DQ(L/U)1, etc.) transition edge to its respective data strobe signal (DQS(L/U), DQS(L/U)#) crossing.
- Specific Note e For these parameters, the DDR3 SDRAM device supports $t_{RP} = RU\{t_{RP} / tCK(\text{avg})\}$, which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support $t_{RP} = RU\{t_{RP} / tCK(\text{avg})\}$, which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR3-800 6-6-6, of which $t_{RP} = 15\text{ns}$, the device will support $t_{RP} = RU\{t_{RP} / tCK(\text{avg})\} = 6$, as long as the input clock jitter specifications are met, i.e. Precharge command at Tm and Active command at Tm+6 is valid even if (Tm+6 - Tm) is less than 15ns due to input clock jitter.
- Specific Note f When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{ERR}(mper)$,act of the input clock, where $2 \leq m \leq 12$. (output deratings are relative to the SDRAM input clock.)
 For example, if the measured jitter into a DDR3-800 SDRAM has $t_{ERR}(mper),act,min = -172\text{ ps}$ and $t_{ERR}(mper),act,max = +193\text{ ps}$, then $t_{DQSCK,min(derated)} = t_{DQSCK,min} - t_{ERR}(mper),act,max = -400\text{ ps} - 193\text{ ps} = -593\text{ ps}$ and $t_{DQSCK,max(derated)} = t_{DQSCK,max} - t_{ERR}(mper),act,min = 400\text{ ps} + 172\text{ ps} = +572\text{ ps}$. Similarly, $t_{LZ}(DQ)$ for DDR3-800 derates to $t_{LZ}(DQ),min(derated) = -800\text{ ps} - 193\text{ ps} = -993\text{ ps}$ and $t_{LZ}(DQ),max(derated) = 400\text{ ps} + 172\text{ ps} = +572\text{ ps}$. (Caution on the min/max usage!)
 Note that $t_{ERR}(mper),act,min$ is the minimum measured value of $t_{ERR}(nper)$ where $2 \leq n \leq 12$, and $t_{ERR}(mper),act,max$ is the maximum measured value of $t_{ERR}(nper)$ where $2 \leq n \leq 12$.
- Specific Note g When the device is operated with input clock jitter, this parameter needs to be derated by the actual $t_{JIT}(per),act$ of the input clock. (output deratings are relative to the SDRAM input clock.)
 For example, if the measured jitter into a DDR3-800 SDRAM has $t_{CK(\text{avg}),act} = 2500\text{ ps}$, $t_{JIT}(per),act,min = -72\text{ ps}$ and $t_{JIT}(per),act,max = +93\text{ ps}$, then $t_{RP,pre,min(derated)} = t_{RP,pre,min} + t_{JIT}(per),act,min = 0.9 \times t_{CK(\text{avg}),act} + t_{JIT}(per),act,min = 0.9 \times 2500\text{ ps} - 72\text{ ps} = +2178\text{ ps}$. Similarly, $t_{QH,min(derated)} = t_{QH,min} + t_{JIT}(per),act,min = 0.38 \times t_{CK(\text{avg}),act} + t_{JIT}(per),act,min = 0.38 \times 2500\text{ ps} - 72\text{ ps} = +878\text{ ps}$. (Caution on the min/max usage!)

7.4 Timing Parameter Notes

- NOTE 1. Actual value dependant upon measurement level definitions See Figure 42 "Method for calculating tWPRE transitions and endpoints" on page 56 and See Figure 43 "Method for calculating tWPST transitions and endpoints" on page 56.
- NOTE 2. Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- NOTE 3. The max values are system dependent.
- NOTE 4. WR as programmed in mode register
- NOTE 5. Value must be rounded-up to next higher integer value
- NOTE 6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
- NOTE 7. For definition of RTT turn-on time tAON See "3.2.2 Timing Parameters" on page 74.
- NOTE 8. For definition of RTT turn-off time tAOF See "3.2.2 Timing Parameters" on page 74.
- NOTE 9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
- NOTE 10. WR in clock cycles as programmed in MR0.
- NOTE 11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See Figure 25 "Clock to Data Strobe Relationship" on page 46
- NOTE 12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by t.b.d.
- NOTE 13. Value is only valid for RON34
- NOTE 14. Single ended signal parameter. Refer to chapter <t.b.d.> for definition and measurement method.
- NOTE 15. tREFI depends on TOPER
- NOTE 16. tIS(base) and tIH(base) values are for 1V/ns CMD/ADD single-ended slew rate and 2V/ns CK, CK# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except RESET#, VRef(DC) = VRefCA(DC). See "7.5 Address / Command Setup, Hold and Derating" on page 133
- NOTE 17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, DQS# differential slew rate. Note for DQ and DM signals, VREF(DC) = VRefDQ(DC). For input only pins except RESET#, VRef(DC) = VRefCA(DC). See "7.6 Data Setup, Hold and Slew Rate Derating" on page 140.
- NOTE 18. Start of internal write transaction is defined as follows:
For BL8 (fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.
For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.
For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.
- NOTE 19. The maximum read preamble is bound by tLZ(DQS)min on the left side and tDQSCK(max) on the right side. See Figure 25 "Clock to Data Strobe Relationship" on page 46
- NOTE 20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.
- NOTE 21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDL(min) is also required. See "2.17.3 Power-Down clarifications - Case 2" on page 72
- NOTE 22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- NOTE 23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters.

One method for calculating the interval between ZQCS commands, given the temperature (Tdrift-rate) and voltage (Vdriffrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{\text{ZQCorrection}}{(\text{TSens} \times \text{Tdriffrate}) + (\text{VSens} \times \text{Vdriffrate})}$$

where TSens = max(dRTTdT, dRONdTm) and VSens = max(dRTTdV, dRONdVm) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / °C, VSens = 0.15% / mV, Tdriffrate = 1 °C / sec and Vdriffrate = 15 mV / sec, then the interval between ZQCS commands is calculated as:

$$\frac{0.5}{(1.5 \times 1) + (0.15 \times 15)} = 0.133 \approx 128\text{ms}$$

NOTE 24.n = from 13 cycles to 50 cycles. This row defines 38 parameters.

NOTE 25.tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

NOTE 26.tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

NOTE 27.The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mV - 150 mV) / 1 V/ns].

NOTE 28.Pulse width of a input signal is defined as the width between the first crossing of Vref(dc) and the consecutive crossing of Vref(dc).

NOTE 29.tDQL describes the instantaneous differential input low pulse width on DQS - DQS#, as measured from one falling edge to the next consecutive rising edge.

NOTE 30.tDQH describes the instantaneous differential input high pulse width on DQS - DQS#, as measured from one rising edge to the next consecutive falling edge.

NOTE 31.tDQSH,act + tDQL,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

NOTE 32.tDSH,act + tDSS,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

7.5 Address / Command Setup, Hold and Derating

For all input signals the total tIS (setup time) and tIH (hold time) required is calculated by adding the data sheet tIS(base) and tIH(base) value (see Table 45) to the ΔtIS and ΔtIH derating value (see Table 46) respectively. Example: tIS (total setup time) = tIS(base) + ΔtIS

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)}\text{min}$. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IL(ac)}\text{max}$. If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value (see Figure 105). If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to $V_{REF(dc)}$ level is used for derating value (see Figure 107).

Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)}\text{max}$ and the first crossing of $V_{REF(dc)}$. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)}\text{min}$ and the first crossing of $V_{REF(dc)}$. If the actual signal is always later than the nominal slew rate line between shaded 'dc to $V_{REF(dc)}$ region', use nominal slew rate for derating value (see Figure 106). If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see Figure 108).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see Table 50).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition, a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$.

For slew rates in between the values listed in Table 46, the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

Table 45: ADD/CMD Setup and Hold Base-Values for 1V/ns

Symbol	Reference	DDR3L-800	DDR3L-1066	DDR3L-1333	DDR3L-1600	DDR3L-1866	Units	Note
tIS(base) AC160	$V_{IH/L(ac)}$	215	140	80	60	-	ps	1
tIS(base) AC135	$V_{IH/L(ac)}$	365	290	205	185	65	ps	1, 2
tIS(base) AC125	$V_{IH/L(ac)}$	-	-	-	-	150	ps	1, 3
tIH(base) DC90	$V_{IH/L(dc)}$	285	210	150	130	110	ps	1

NOTE 1 (ac/dc referenced for 1V/ns Address/Command slew rate and 2 V/ns differential CK-CK# slew rate)

NOTE 2 The tIS(base) AC135 specifications are adjusted from the tIS(base) AC160 specification by adding an additional 125 ps for DDR3L-800/1066 or 100ps for DDR3L-1333/1600 of derating to accommodate for the lower alternate threshold of 135 mV and another 25 ps to account for the earlier reference point [(160 mv - 135 mV) / 1 V/ns].

NOTE 3 The tIS(base) AC125 specifications are adjusted from the tIS(base) AC135 specification by adding an additional 75 ps for DDR3L-1866 of derating to accommodate for the lower alternate threshold of 135 mV and another 10 ps to account for the earlier reference point [(135 mv - 125 mV) / 1 V/ns].

Table 46: Derating values DDR3L-800/1066/1333/1600 tIS/tIH - AC/DC based AC160 Threshold

		$\Delta tIS, \Delta tIH$ derating in [ps] AC/DC based AC175 Threshold -> VIH(AC)=VREF(DC)+160mV, VIL(AC)=VREF(DC)-160mV															
		CK,CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CMD/ ADD Slew rate V/ns	2.0	80	45	80	45	80	45	88	53	96	61	104	69	112	79	120	95
	1.5	53	30	53	30	53	30	61	38	69	46	77	54	85	64	93	80
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
	0.9	-1	-3	-1	-3	-1	-3	7	5	15	13	23	21	31	31	39	47
	0.8	-3	-8	-3	-8	-3	-8	5	1	13	9	21	17	29	27	37	43
	0.7	-5	-13	-5	-13	-5	-13	3	-5	11	3	19	11	27	21	35	37
	0.6	-8	-20	-8	-20	-8	-20	0	-12	8	-4	16	4	24	14	32	30
	0.5	-20	-30	-20	-30	-20	-30	-12	-22	-4	-14	4	-6	12	4	20	20
	0.4	-40	-45	-40	-45	-40	-45	-32	-37	-24	-39	-16	-21	-8	-11	0	5

Table 47: Derating values DDR3L-800/1066/1333/1600 tIS/tIH - AC/DC based Alternate AC135 Threshold

		$\Delta tIS, \Delta tIH$ derating in [ps] AC/DC based Alternate AC135 Threshold -> VIH(AC)=VREF(DC)+135mV, VIL(AC)=VREF(DC)-135mV															
		CK,CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CMD/ ADD Slew rate V/ns	2.0	68	45	68	45	68	45	76	53	84	61	92	69	100	79	108	95
	1.5	45	30	45	30	45	30	53	38	61	46	69	54	77	64	85	80
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
	0.9	2	-3	2	-3	2	-3	10	5	18	13	26	21	34	31	42	47
	0.8	3	-8	3	-8	3	-8	11	1	19	9	27	17	35	27	43	43
	0.7	6	-13	6	-13	6	-13	14	-5	22	3	30	11	38	21	46	37
	0.6	9	-20	9	-20	9	-20	17	-12	25	-4	33	4	41	14	49	30
	0.5	5	-30	5	-30	5	-30	13	-22	21	-14	29	-6	37	4	45	20
	0.4	-3	-45	-3	-45	-3	-45	6	-37	14	-29	22	-21	30	-11	38	5


Table 48: Derating values DDR3L-1866 tIS/tIH - AC/DC based Alternate AC125 Threshold

		$\Delta tIS, \Delta tIH$ derating in [ps] AC/DC based Alternate AC125 Threshold $\rightarrow VIH(AC) = VREF(DC) + 125mV, VIL(AC) = VREF(DC) - 125mV$															
		CK,CK# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
CMD/ ADD Slew rate V/ns	2.0	63	45	63	45	63	45	71	53	79	61	87	69	95	79	103	95
	1.5	42	30	42	30	42	30	50	38	58	46	66	54	74	64	82	80
	1.0	0	0	0	0	0	0	8	8	16	16	24	24	32	34	40	50
	0.9	3	-3	3	-3	3	-3	11	5	19	13	27	21	35	31	43	47
	0.8	6	-8	6	-8	6	-8	14	1	22	9	30	17	38	27	46	43
	0.7	10	-13	10	-13	10	-13	18	-5	26	3	34	11	42	21	50	37
	0.6	16	-20	16	-20	16	-20	24	-12	32	4	40	-4	48	14	56	30
	0.5	15	-30	15	-30	15	-30	23	-22	31	-14	39	-6	47	4	55	20
	0.4	13	-45	13	-45	13	-45	21	-37	29	-29	37	-21	45	-11	53	5

Table 49: Required time t_{VAC} above $VIH(AC)$ {below $VIL(AC)$ } for valid ADD/CMD transition

Slew Rate [V/ns]	DDR3L-800/1066/1333/1600				DDR3L-1866			
	t_{VAC} @ 160mV [ps]		t_{VAC} @ 135mV [ps]		t_{VAC} @ 135mV [ps]		t_{VAC} @ 125mV [ps]	
	min	max	min	max	min	max	min	max
> 2.0	200	-	213	-	200	-	205	-
2.0	200	-	213	-	200	-	205	-
1.5	173	-	190	-	178	-	184	-
1.0	120	-	145	-	133	-	143	-
0.9	102	-	130	-	118	-	129	-
0.8	80	-	111	-	99	-	111	-
0.7	51	-	87	-	75	-	89	-
0.6	13	-	55	-	43	-	59	-
0.5	note	-	10	-	note	-	18	-
< 0.5	note	-	10	-	note	-	18	-


Note : Rising input signal shall become equal to or greater than $VIH(ac)$ level and Falling input signal shall become equal to or less than $VIL(ac)$ level.



$$\text{Setup Slew Rate}_{\text{Falling Signal}} = \frac{V_{REF(dc)} - V_{IL(ac) \text{ max}}}{\Delta TF}$$

$$\text{Setup Slew Rate}_{\text{Rising Signal}} = \frac{V_{IH(ac) \text{ min}} - V_{REF(dc)}}{\Delta TR}$$

Figure 105. Illustration of nominal slew rate and t_{VAC} for setup time t_{IS} (for ADD/CMD with respect to clock).



$$\text{Hold Slew Rate}_{\text{Rising Signal}} = \frac{V_{REF(dc)} - V_{IL(dc)\text{max}}}{\Delta TR}$$

$$\text{Hold Slew Rate}_{\text{Falling Signal}} = \frac{V_{IH(dc)\text{min}} - V_{REF(dc)}}{\Delta TF}$$

Figure 106. Illustration of nominal slew rate for hold time t_{IH} (for ADD/CMD with respect to clock).





Figure 107. Illustration of tangent line for setup time t_{IS} (for ADD/CMD with respect to clock)



$$\text{Hold Slew Rate}_{\text{Rising Signal}} = \frac{\text{tangent line } [V_{REF(dc)} - V_{IL(dc) \ max}]}{\Delta TR}$$

$$\text{Hold Slew Rate}_{\text{Falling Signal}} = \frac{\text{tangent line } [V_{IH(dc) \ min} - V_{REF(dc)}]}{\Delta TF}$$

Figure 108. Illustration of tangent line for hold time t_{IH} (for ADD/CMD with respect to clock)

7.6 Data Setup, Hold and Slew Rate Derating

For all input signals the total tDS (setup time) and tDH (hold time) required is calculated by adding the data sheet tDS(base) and tDH(base) value (see Table 50) to the ΔtDS and ΔtDH (see Table 51) derating value respectively. Example: tDS (total setup time) = tDS(base) + ΔtDS .

Setup (tDS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IH(ac)}^{min}$. Setup (tDS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(dc)}$ and the first crossing of $V_{IL(ac)}^{max}$ (see Figure 109). If the actual signal is always earlier than the nominal slew rate line between shaded ' $V_{REF(dc)}$ to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded ' $V_{REF(dc)}$ to ac region', the slew rate of a tangent line to the actual signal from the ac level to $V_{REF(dc)}$ level is used for derating value (see Figure 111).

Hold (tDH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(dc)}^{max}$ and the first crossing of $V_{REF(dc)}$. Hold (tDH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{IH(dc)}^{min}$ and the first crossing of $V_{REF(dc)}$ (see Figure 110). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to $V_{REF(dc)}$ region', use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to $V_{REF(dc)}$ region', the slew rate of a tangent line to the actual signal from the dc level to $V_{REF(dc)}$ level is used for derating value (see Figure 112).

For a valid transition the input signal has to remain above/below $V_{IH/IL(ac)}$ for some time t_{VAC} (see Table 55).

Although for slow slew rates the total setup time might be negative (i.e. a valid input signal will not have reached $V_{IH/IL(ac)}$ at the time of the rising clock transition) a valid input signal is still required to complete the transition and reach $V_{IH/IL(ac)}$.

For slew rates in between the values listed in the tables the derating values may obtained by linear interpolation.

These values are typically not subject to production test. They are verified by design and characterization.

7.6.1 Data Setup, Hold and Slew Rate Derating or DDR3L-1866

tDS(base) and tDH(base) of DDR3L-1866 are referenced for 2V/ns DQ-slew-rate and 4V/ns DQS slew-rate. Derating values ΔtDS and ΔtDH with DQ base slew rate 2V/ns shall be used to calculate total tDS and tDH or DDR3L-1866.

This means that for Data input signal above 1600Mbps the reference slew rate for setup/hold specification shall be set to 2V/ns. When DDR3L-1866 devices are used at or below 1600Mbps they shall meet an associated data setup/hold specification (including reference slew rate, levels and derating table) of the speed grade associated with that data rate.

(Note that the AC levels of 135mV also do not apply if the device is not operated at highest data rate)

Table 50: Data Setup and Hold Base-Values

Symbol	Reference	DDR3L-800	DDR3L-1066	DDR3L-1333	DDR3L-1600	DDR3L-1866	Units	Notes
tDS(base) AC160	$V_{IH/L(ac)}$: SR=1V/ns	90	40	-	-	-	ps	1
tDS(base) AC135	$V_{IH/L(ac)}$: SR=1V/ns	140	90	45	20	-	ps	1
tDS(base) AC130	$V_{IH/L(ac)}$: SR=2V/ns	-	-	-	-	70	ps	2
tDH(base) DC90	$V_{IH/L(dc)}$: SR=2V/ns	-	-	-	-	75	ps	2
tDH(base) DC90	$V_{IH/L(dc)}$: SR=1V/ns	160	110	75	55	-	ps	1

NOTE 1 (AC/DC referenced for 1V/ns DQ-slew rate and 2V/ns DQS slew rate)

NOTE 2 (AC/DC referenced for 2V/ns DQ-slew rate and 4V/ns DQS slew rate)

Table 51: Derating values DDR3L-800/1066 tDS/tDH - AC/DC based

$\Delta tDS, \Delta DH$ derating in [ps] AC/DC based ¹ AC160 Threxhold -> $VIH(AC)=VREF(DC)+160mV, VIL(AC)=VREF(DC)-160mV$																	
		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
DQ Slew rate V/ns	2.0	80	45	80	45	80	45	-	-	-	-	-	-	-	-	-	-
	1.5	53	03	53	30	53	30	61	38	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
	0.9	-	-	-1	-3	-1	-3	7	5	15	13	23	21	-	-	-	-
	0.8	-	-	-	-	-3	-8	5	1	13	9	21	17	29	27	-	-
	0.7	-	-	-	-	-	-	3	-5	11	3	19	11	27	21	35	37
	0.6	-	-	-	-	-	-	-	-	8	-4	16	4	24	14	32	30
	0.5	-	-	-	-	-	-	-	-	-	-	4	-6	12	4	20	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-8	-11	0	5

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 52: Derating values for DDR3-800/1066/1333/1600 tDS/tDH - (AC135)

		$\Delta tDS, \Delta DH$ derating in [ps] AC/DC based ¹ AC135 Threshold -> VIH(AC)=VREF(DC)+135mV, VIL(AC)=VREF(DC)-135mV															
		DQS, DQS# Differential Slew Rate															
		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH
DQ Slew rate V/ns	2.0	68	45	68	45	68	45	-	-	-	-	-	-	-	-	-	-
	1.5	45	30	45	30	45	30	53	38	-	-	-	-	-	-	-	-
	1.0	0	0	0	0	0	0	8	8	16	16	-	-	-	-	-	-
	0.9	-	-	-1	-3	-1	-3	7	5	15	13	23	21	-	-	-	-
	0.8	-	-	-	-	-3	-8	5	1	13	9	21	17	29	27	-	-
	0.7	-	-	-	-	-	-	14	-5	22	3	30	11	38	21	46	37
	0.6	-	-	-	-	-	-	-	-	25	-4	33	4	41	14	49	30
	0.5	-	-	-	-	-	-	-	-	-	-	29	-6	37	4	45	20
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	30	-11	38	5

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 53: Derating values for DDR3-1866 tDS/tDH - (AC130)


		$\Delta tDS, \Delta DH$ derating in [ps] AC/DC based ¹ Alternate AC130 Threshold -> VIH(ac)=VREF(dc)+1305mV, VIL(ac)=VREF(dc)-130mV																							
		DQS, DQS# Differential Slew Rate																							
		8.0 V/ns		7.0 V/ns		6.0 V/ns		5.0 V/ns		4.0 V/ns		3.0 V/ns		2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns	
		ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH	ΔtDS	ΔtDH		
DQ Slew rate V/ns	4.0	33	23	33	23	33	23	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	3.5	28	19	28	19	28	19	28	19	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
	3.0	22	15	22	15	22	15	22	15	22	15	-	-	-	-	-	-	-	-	-	-	-	-	-	
	2.5	-	-	13	9	13	9	13	9	13	9	13	9	-	-	-	-	-	-	-	-	-	-	-	
	2.0	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	
	1.5	-	-	-	-	-	-	-22	-15	-22	-15	-22	-15	-22	-15	-14	-7	-	-	-	-	-	-	-	
	1.0	-	-	-	-	-	-	-	-65	-45	-65	-45	-65	-45	-57	-37	-49	-29	-	-	-	-	-	-	
	0.9	-	-	-	-	-	-	-	-	-62	-48	-62	-48	-54	-40	-46	-32	-38	-24	-	-	-	-	-	
	0.8	-	-	-	-	-	-	-	-	-	-	-	-	-61	-53	-53	-45	-45	-37	-37	-29	-29	-19	-	
	0.7	-	-	-	-	-	-	-	-	-	-	-	-	-	-49	-50	-41	-42	-33	-34	-24	-24	-17	-8	
0.6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-37	-49	-29	-41	-21	-31	-13	-15		
	0.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-31	-51	-23	-41	-15	-25	-	-	
	0.4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-28	-56	-20	-40	-	-	-	-

NOTE 1 Cell contents shaded in red are defined as 'not supported'.

Table 54: Required time t_{VAC} above VIH(ac) {below VIL(ac)} for valid DQ transition

Slew Rate [V/ns]	DDR3L-800/1066 (AC160)		DDR3L-800/1066/ 1333/1600 (AC135)		DDR3L-1866 (AC130)	
	t_{VAC} [ps]		t_{VAC} [ps]		t_{VAC} [ps]	
	min	max	min	max	min	max
> 2.0	165	-	113	-	95	-
2.0	165	-	113	-	95	-
1.5	138	-	90	-	73	-
1.0	85	-	45	-	30	-
0.9	67	-	30	-	16	-
0.8	45	-	11	-	note	-
0.7	16	-	note	-	-	-
0.6	note	-	note	-	-	-
0.5	note	-	note	-	-	-
< 0.5	note	-	note	-	-	-


note : Rising input signal shall become equal to or greater than VIH(ac) level and Falling input signal shall become equal to or less than VIL(ac) level.



$$\text{Setup Slew Rate Falling Signal} = \frac{V_{REF(dc)} - V_{IL(ac)} \text{ max}}{\Delta TF}$$

$$\text{Setup Slew Rate Rising Signal} = \frac{V_{IH(ac)} \text{ min} - V_{REF(dc)}}{\Delta TR}$$

Figure 109. Illustration of nominal slew rate and t_{VAC} for setup time t_{DS} (for DQ with respect to strobe)



$$\text{Hold Slew Rate}_{\text{Rising Signal}} = \frac{V_{REF(dc)} - V_{IL(dc)\text{max}}}{\Delta TR}$$

$$\text{Hold Slew Rate}_{\text{Falling Signal}} = \frac{V_{IH(dc)\text{min}} - V_{REF(dc)}}{\Delta TF}$$

Figure 110. Illustration of nominal slew rate for hold time t_{DH} (for DQ with respect to strobe)




Figure 111. Illustration of tangent line for setup time t_{DS} (for DQ with respect to strobe)




Figure 112. Illustration of tangent line for hold time t_{DH} (for DQ with respect to strobe)