


Single Cycle CPU Review



Single Cycle CPU Control Logic

Fill out the values for the control signals from the previous CPU diagram.

Instrs.	Control Signals								
			RegDst	ExtOp	ALUSrc	ALUctr	MemWr	MemtoReg	RegWr
add									
ori									
lw									
sw									
beq									
j									

This table shows the ALUctr values for each operation of the ALU:

Operation	AND	OR	ADD	SUB	SLT	NOR
ALUctr	0000	0001	0010	0110	0111	1100

1. Why is a single cycle CPU inefficient?

2. How can you improve its performance? What is the purpose of pipelining?

Pipelined CPU Design

Now we optimize a single cycle CPU using pipelining, in which multiple instructions are executed in different stages simultaneously– in *parallel*. This can help improve the *throughput* (number of instructions completed over time), even though it increases the *latency* (total time for one instruction) of an individual task and adds additional logic. To obtain a pipelined CPU, we will take the following steps.

Step 1: Pipeline Registers

Add pipelining registers to divide the combinational logic into smaller blocks. We will put registers between the five stages we have named in a single cycle CPU.

Step 2: Performance Analysis

A great advantage of pipelining is the performance improvement with a shorter clock time. We will use the same timing parameters as those in the previous discussion.

Element	Register clk-to-q	Register Setup	MUX	ALU	Mem Read	Mem Write	RegFile Read	RegFile Setup
Parameter	$t_{\text{clk-to-q}}$	t_{setup}	t_{mux}	t_{ALU}	t_{MEMread}	t_{MEMwrite}	t_{RFread}	T_{RFsetup}
Delay(ps)	30	20	25	200	250	200	150	20

Q1. What is the clock time and frequency of a pipelined CPU?

Q2. Recall that the maximum frequency of a single-cycle CPU $1/925\text{ps} = 1.08\text{ GHz}$. What is the speed-up? Why is it less than five?

Step 3: Pipeline Hazards

The performance improvement comes at a cost. Pipelining introduces pipeline hazards we have to overcome.

Structural Hazard

Structural hazards occur when more than one instruction use the same resource at the same time.

- **Register File:** One instruction reads from the register file while another writes to it. We can solve this by having separate read and write ports and writing to the register file at the falling edge of the clock.
- **Memory:** The memory is accessed not only for the instruction but also for the data. Separate caches for instructions and data solve this hazard.

Data Hazard and Forwarding

Data hazards occur due to data dependencies among instructions. Forwarding can solve many data hazards.

Q1. Spot the data dependencies in the code below and figure out how forwarding can resolve data hazards.

Instruction	C0	C1	C2	C3	C4	C5	C6
addi \$t0, \$s0, -1	IF	REG	EX	MEM	WB		
and \$s2, \$t0, \$a0		IF	REG	EX	MEM	WB	
sw \$s0, 100(\$t0)			IF	REG	EX	MEM	WB

Q2. In general, under what conditions will an EX stage need to take in forwarded inputs from previous instructions? Where should those inputs come from in regards to the current cycle? Assume you have the signals $ALUout(n)$, $rt(n)$, $rs(n)$, $regWrite(n)$, and $regDst(n)$, where n is 0 for the signal of the current instruction being executed by the EX stage, -1 for the previous, etc.

Data Hazard and Stall

Forwarding cannot solve all data hazards. We need to stall the pipeline in some cases.

Q1. Spot the data dependencies in the code below and figure out why forwarding cannot resolve this hazard.

Instruction	C0	C1	C2	C3	C4	C5
-------------	----	----	----	----	----	----

lw \$t0, 20(\$s0)	IF	REG	EX	MEM	WB	
addiu \$t1, \$t0, \$t0		IF	REG	EX	MEM	WB

Q2. Now we stall the pipeline one cycle and insert `nop` after the `lw` instruction. Figure out how this can resolve the hazard.

Instruction	C0	C1	C2	C3	C4	C5	C6
lw \$t0, 20(\$s0)	IF	REG	EX	MEM	WB		
nop		IF	REG	EX	MEM	WB	
addiu \$t1, \$t0, \$t0			IF	REG	EX	MEM	WB

Q3. Under what conditions do we need to introduce a `nop`? Under what conditions do we need to forward the output of the MEM stage to the EX stage? Assume you have the signals `memToReg(n)`, `rt(n)`, `rs(n)`, `regWrite(n)`, and `regDst(n)`, where `n` is 0 for the signal of the current instruction being executed by the EX stage, -1 for the previous, etc.

Control Hazard and Prediction

Control hazards occur due to jumps and branches. We may solve them by stalling the pipeline. However, it is painful since the branch condition is calculated after the execution stage and the pipeline is stalled for two cycles. Instead, we add a branch comparator inside the register read stage and introduce the branch delay slot, and redefine MIPS so that the instruction after a branch statement will always be executed.

Q1. Reorder the following sets of instructions to account for the branch delay slot. You may have to insert a `nop` instruction.

Set 1	Reordered set 1	Set 2	Reordered Set 2
addiu \$t0, \$t1, 5		addiu \$t0, \$t1, 5	

ori \$t2, \$t3, 0xff		ori \$t2, \$t3, 0xff	
beq \$t0, \$s0, label		beq \$t0, \$t2, label	
lw \$t4, 0(\$t0)		lw \$t4, 0(\$t0)	