

CSC 3100 Exam 2

Questions:

Question_1

Construct a state diagram from the following state table:

Present state	Input x	
	0	1
A	$D/1$	$B/0$
B	$D/1$	$C/0$
C	$D/1$	$A/0$
D	$B/1$	$C/0$

Next state/Output z

Deduce Z




Figure 1-1 – State Diagram For Question 1

Present state	Input x	
	0	1
A	D/1	B/0
B	D/1	C/0
C	D/1	A/0
D	B/1	C/0


Next state/Output z

$$z = \overline{x}$$

Figure 1-2 Deduction that $Z = \text{NOT}(X)$ based on the inputs and outputs.

Question_2

For the given circuit, construct a transition table and a state graph:



Let's take a look at this Question 2, looks like there are 2 flip flops, A and B. Looks like A is a JK flip flop with inputs NOT B and X – which has an annoying state table , whereas B is a Toggle flip flop – which inverts states when T is 1. For sake of laziness we are going to assume the default state is 0. The transition table does not require us to calculate Z anyway, so don't worry about it.

I literally cannot do intermediate states in my head, so they are included on the state transition diagram

Table 2 – State Transition Table For Question 2

A	B	X = J	A'	B' = K	T = X OR (A')	'A	'B
0	0	0	1	1	1	0	1
0	0	1	1	1	1	1	1
0	1	0	1	0	1	0	0
0	1	1	1	0	1	1	0
1	0	0	0	1	0	0	0
1	0	1	0	1	1	0	1
1	1	0	0	0	0	1	1
1	1	1	0	0	1	1	0


		X	
		0	1
A	B	1	3
		0	2
0	00	1	3
1	01	0	2
2	10	0	1
3	11	3	2

Figure 2-1 Karnaugh Map For States to get state equations

$$S0 = A \text{ XOR } B$$

$$S1 =$$

$$S3 = ABX' + A'B'X$$



For B, it is similar to A, except there is a XOR gate between the output and input. Which means the output and input must NOT be equal. Ug. That's too complicated to draw a diagram for, let's make a truth table. It should be noted that this truth table does not take

into account clock edge – as it is assumed the output is only on clock edge. There are briefly moments on the clock edge where the input x is opposite of the output y and z is equal to 1 as a result. This only occurs when $X = 1$, the clock has not risen, and $Y = 0$, or $X = 0$, the clock has not risen, and $Y = 1$.

Table 4-B-1- Truth table for 4(B) For clock edge FALLING only

X	CLEAR SIGNAL	CLEAR = NOT CLEAR	Y	Z = X XOR Y
0	0	1	0	0
0	1	0	0	0
1	0	1	0	1
1	1	0	1	0




Figure 4-A-1- State Diagram for The Moore Machine.

B




Figure 4 -B-1 -State Diagram for Problem 4 part B – Mealy Machine





Figure 4-2- Waveform diagram for Question 4. It

Question_3

Complete the timing diagram given below for the circuit below by sketching the waveforms for X and Z. Assume initial values $X = Z = 0$.



This is made up of two parts, a DG latch, when G is up, the latch is transparent, meaning outputs change based on current inputs, when G is down, it means that the previous input is retained regardless of change in A. and a JK flip flop (which is an abomination). The CLK is a falling edge clock because of the little circle.

Question_3

Complete the timing diagram given below for the circuit below by sketching the waveforms for X and Z. Assume initial values $X = Z = 0$.





Figure 3 – Timing diagram for question 3

Question_6

Fill in the truth table for the circuit below:



E	x	y	Y_0	Y_1	Y_2	Y_3
1	X	X	1	1	1	1
0	0	0				1
0	0	0	1		1	
0	0	1		1		
0	0	1	1			0

Professor, did you create your truth table correctly? Please note that the equation for Y_0 is $\text{NAND}(\text{NOT } X, \text{NOT } Y, \text{NOT } E)$, but for entry (0,0,0) which should be (1,1,1) which would be $\text{NAND} = 0$. However this is not the case on your truth table.





Figure 6-1 – Looking at the equations, and the results DO NOT match your truth table. However, I am one hundred percent certain on these equations



Your truth table marks Y3 as 0 for this, however following the entries through the circuit, it is very clearly 1.

E	X	Y	NOT X	NOT Y	NOT(E)	Y0 = NOT(AND(NOT(X),NOT(Y),NOT(E)))	Y1=NOT(AND(NOT(X),Y,NOT(E)))	Y2 = NOT(AND(X,NOT(Y),NOTE))	Y3 = NOT(AND(X,Y,NOT(E)))
1	X	X	X	X	FALSE	1	1	1	1
0	0	0	1	1	1	0	1	1	1
0	0	0	1	1	1	0	1	1	1
0	0	1	1	0	1	1	0	1	1
0	0	1	1	0	1	1	0	1	1

Table 6 – Truth Table For The Pictured Circuit.