Computer Architecture Lab

Lab11 – Week #11




ALU forwarding

Table 2 - Signals for M_TEXT_FWD.txt

Signal Names	Descriptions
FWD_ALU_Ai	00: From Register file of ID stage to EX stage
	01: From ALU output of MM stage
	10: From Writeback data of WB stage
	00: From Register file of ID stage to EX stage
FWD_ALU_Bi	01: From ALU output of MM stage
	10: From Writeback data of WB stage
* For both signals, 11 is not allowed.	




ALU forwarding figure





```
insertion_sort.asm

1    . text
2    main: lui $4, 0x0000
3    ori $4, $4, 0x2000
```









```
insertion_sort.asm
        .text
        main: lui
                  $4, 0x0000
              ori
                    $4, $4, 0x2000
                     M
Reg
          ALU
                    DM
                              Reg
                     EX
                    ALU
 IM
          Reg
                               \mathsf{DM}
                                         Reg
```



M_TEXT_SEG.txt

lui ori

```
00111100000001000000000000000000000
 0011010010000100001000000000000000
 001101000000010100000000001100100
 11
 12
 00100000000010000000000000000000001
13
```

M_TEXT_FWD.txt

lui ori

```
01 00
                0x000
     00 00
                0x004
     00 00
                0x008
     00 00
                0x00C
     00 00
                0x010
     00 00
            // 0x014
     00 00
            // 0x018
     00 00
                0x01C
     00 00
                0x020
     00 00
            // 0x024
11
     00 00
                0x028
12
     00 00
                0x02C
13
     00 00
                0x030
     00 00
                0x034
```




lui \$4 0x0000 Fetch Decode Exe Mem Wb
ori \$5 \$0 0x2000 Fetch Decode Exe Mem Wb






```
insertion_sort.asm
              .text
                         $4, 0x00000
              main: lui
           3
                   nop
                         $4, $4, 0x2000
                   ori
                                       $4
                  ALU
IM
        Reg
                            DM
                                      Reg
                            NOP
                                     ALU
                             Reg
                                                 DM
                                                          Reg
                    IM
```









M_TEXT_SEG.txt

lui

ori

M_TEXT_FWD.txt


lui

ori


```
00 00
                 0x000
     10 00
                 0x004
     00 00
                 0x008
                 0x00C
     00 00
     00 00
            //
                 0x010
     00 00
                 0x014
     00 00
                 0x018
                 0x01C
     00 00
            //
                 0x020
     00 00
10
     00 00
                 0x024
11
     00 00
            //
                0x028
12
     00 00
                 0x02C
13
     00 00
                 0x030
     00 00
                 0x034
```




➤ Why is the address line like that?
























Check forwarding A or B

> You should check ALU port position when you forwarding





Check forwarding A or B

➤ You should check ALU port position when you forwarding

M_TEXT_FWD.txt

```
lui
         01 00
                    0x000
ori
         00 00
                    0x004
         00_00
                    0x008
         00 00 //
                   0x00C
         00_00 //
                   0x010
         00 00 //
                   0x014
         00 00 // 0x018
         00_00 // 0x01C
         00 00 // 0x020
         00 00 // 0x024
    10
         00 00 // 0x028
    11
         00 00 //
    12
                    0x02C
    13
         00 00 //
                   0x030
         00 00
                    0x034
```

A port_B port



Thank You