

Introduction to Computer Architecture

Chapter 2

Instructions: Language of the Computer - 1

Hyungmin Cho

Department of Computer Science and Engineering
Sungkyunkwan University

Levels of Program Code

■ High-level code


- ❖ Closer to the problem domain
- ❖ Better productivity & portability

■ Assembly code

- ❖ Human-readable representation of the machine code
- ❖ Can use symbolic names (labels)

■ Machine code

- ❖ Instructions encoded in binary format
- ❖ No symbols



Instruction Set

- The collection of instructions of a computer
 - ❖ Arithmetic operations (**add**, **sub**, ...)
 - ❖ Logic operations (**and**, **or**, **xor**, ...)
 - ❖ Multiplication / Division → 다른 Arithmetic operation과 다르게 동작
 - ❖ Load from memory / Store to memory
 - ❖ **Jump** / **branch** change control flow of instructions
 - unconditional jump
 - conditional
 - ❖ Exception handling) 운영체제와 관계 관련
ISA와 다름
 - ❖ Floating point → 처리 방법
미리 약속되어 있는 방식

Chapter 2

- We will learn the RISC-V ISA
 - ❖ Understand basic instructions in RISC-V ISA
 - ❖ Writing simple programs in RISC-V assembly language
 - ❖ Binary representations of the instructions (machine code)

The RISC-V Instruction Set

- Used as the textbook's primary example for explaining the CPU architecture
- Developed by UC Berkeley as an **open ISA**
- Currently managed by RISC-V International (riscv.org)
- RISC-V simulators
 - ❖ Spike
 - <https://github.com/riscv-software-src/riscv-isa-sim>
 - ❖ RARS Simulator
 - <https://github.com/TheThirdOne/rars> ← GUL
 - ❖ Complete list of simulators supporting RISC-V ISA:
 - <https://riscv.org/exchange/software/>

Arithmetic Operations

- Add and subtract operations have three operands

- ❖ One destination and two sources

add a, b, c # $a \leftarrow b + c$

$a = b + c$

- All arithmetic operations follow this form

Arithmetic Operation Example

- Suppose you have “add” and “sub” instructions.

- Example C code:

`f = (g + h) - (i + j);` // 4 operands *더 작게 고려해야 할*

- Corresponding RISC-V assembly code:

```
add t0, g, h    # t0 = g + h    // temporary
add t1, i, j    # t1 = i + j    // temporary
sub f, t0, t1   # f = t0 - t1
```


*temporary location
⇒ register*

Registers

- Small, high-speed storage inside the CPU
- Registers hold data during the execution
 - ❖ Arithmetic instructions use register operands
- RISC-V (**RV32I**) ISA has a 32 registers, and the size of each register is 32bits.
 - ❖ The collection of those 32 registers is called “register file”
 - ❖ Each register has its own number (name): Numbered from x0 to x31
 - ❖ A 32-bit value is referred to as a “word”
 - ❖ Please note that the textbook is based on the 64-bit version (RV64I)
 - ❖ This lecture will be using the **32-bit RV32I**, not the 64-bit version


Registers

- RISC-V (RV32I) : 32 x 32-bit registers



64 bit
↓
double word

RISC-V Registers



Memory


*4 byte * 32 = 128 Byte → 4Kb 정도*

- Can't fit the entire data in registers
- Memory is the main storage for program data
- To apply arithmetic operations on data in memory...
 - ❖ Load: memory → registers
 - ❖ Compute: (source) register → (destination) register
 - ❖ Store: register → memory
- Memory is byte **addressed**
 - ❖ Each address: 1 byte (8-bit)


Register vs. Memory

- Registers are much faster than memory
- Can't perform computations directly on the data within memory
 - ❖ Need **Load** → **Compute** → **Store** steps
 - ❖ If need multiple operations, **Load** → **Compute 1** → **Compute 2** → ... → **Store**
 - ❖ Note: while some CISC-style CPUs support memory operands, such instructions will be broken down into multiple sub-operations internally.


Using Memory Values




Using Memory Values



Using Memory Values



Using Memory Values



Register Optimization: Crucial for Performance.

- A good compiler should minimize memory access.
 - ❖ If an operation can be performed entirely using the registers only, the compiler can avoid memory accesses.
 - ❖ If the data size is larger than the registers, the compiler should prioritize frequently accessed data for registers and store less frequently accessed data in memory.

RISC-V Register Usage

Register Number	Name	Usage
x0	zero	Constant 0 (hardwired)
x1	ra	Return address
x2	sp	Stack pointer
x3	gp	Global pointer
x4	tp	Thread pointer
x5-x7, x28-x31	t0 - t6	Temporaries
x8	s0 / fp	Frame pointer
x9, x18-x27	s1 - s11	Saved registers
x10-x11	a0 - a1	Function arguments / results
x12-x17	a2 - a7	Function arguments

x0는 24비트로
4바이트로
32비트의 값을
가장 먼저
가장 먼저

24비트

Temporary Value

Variables

calling convention

Register Operand Example

- Example C code:

$f = (g + h) - (i + j);$

❖ Suppose f, g, h, i, j in x19, x20, x21, x22, x23
variable

- Corresponding RISC-V assembly code:

to t1
add x5, x20, x21
add x6, x22, x23 *S1~S11*
sub x19, x5, x6

RISC-V Arithmetic Instructions

- RISC-V arithmetic instructions: add, sub, addi

add immediate

↑
constant value

addi x10, x12, 100
 subi x2, x2, 100
 addi x20, x21, -100

Sample Code

- Suppose the registers have the following values

x0: 0, x1: 100, x2: 300, x3: 500, x4: 700

- What would be the value of a4(x14) after executing the following code?

add x11, x1, x2 //x11: 400

sub x12, x0, x3 //x12: -500

add x13, x11, x12 //x13: -100

add x14, x13, x4 //x14: 600

add x0, x0, x14

//x0: ?, → 0

x0는 언제나 0을 가지고 있음

Valid → error는 없음 그러나 x0은 값이 바뀌지 않음

The Number of Registers is Finite

- What happens if you have no more registers?
 - ❖ You will eventually run out of registers if you use a new register for each instr.

- Reuse registers that are no longer used

```
add x1, x2, x3
sub x5, x0, x4
add x6, x1, x5
add x8, x6, x7
```

x1이 더 사용
않는다면 reuse
→

```
add x1, x2, x3
sub x5, x0, x4
add x1, x1, x5
add x8, x1, x7
```

같은 값,
하나만 register

- If all registers will be used later? Save some register values in memory
 - ❖ “Register spill”
 - ❖ Need to avoid as much as possible

Immediate Operands

- **Constant** data included in an instruction

addi x22, x23, 4

- No subtract immediate instruction (~~subi~~)

❖ Instead, just use a negative integer value.

addi x22, x23, -1

The Constant Zero

- RISC-V register 0 (x0, or 'zero') is the constant 0

- ❖ Cannot be overwritten

- Useful for common operations

- ❖ e.g., move (copy) between registers

add x1, x2, zero

copy x2 to x1

보통 다른 register에는
garbage 값,
x0에 있는 값만 복사함

- ❖ Loading a constant (immediate) value to a register

addi x1, x0, 10

상수 10을
x1에 로드

Load Immediate Value *LI*

- **li** instruction

li *xd*, immediate_value (32-bit)

- Example:

li *x1*, 100

li *x2*, 0x10

add *x3*, *x1*, *x2*

← addi x1, x0, 100 (real instruction)

→ 16₁₀

Hexadecimal

알아보기 쉽게 변환

- Not a real instruction (*pseudo-instruction*)

Sample Code (2)

- x1: 100, x2: 300, x3: 500, x4: 700

li x1, 100 *decimal*

li x2, 300

li x3, 500

li x4, 0x2BC *hexadecimal*

add x10, x1, x2

sub x11, x0, x3

add x12, x10, x11

add x13, x12, x4


512
(*12*
//0x2bc = 700
)
176
*11 * 16 = 176*

Multiply (1)

- Example: $11_2 \times 11_2 = 110_2 + 11_2 = 1001_2$

- 32-bit $\times$ 32-bit $\rightarrow$ Result can be up to 64-bit

- Need 2 destination registers to completely hold the result!



Multiply (2)

- “M” Extension for Multiply / Division

- ❖ The base “RV32I” RISC-V ISA does not contain multiply / division instructions
- ❖ “RV32IM” version supports multiply / division instructions

- `mul x3, x1, x2`

- ❖ Multiply `x1` and `x2`, and put the lower 32 bits to `x3`

- `mulh` `x3, x1, x2`

- ❖ Multiply `x1` and `x2`, and put the upper 32 bits to `x3`

`mul x14, x2, x3`
`mulh x15, x2, x3`
merge


`mul x14, x15, x2, x3` ← more complex!

Multiply (3)

- `mulh x3, x1, x2`
 - ❖ Multiply `x1` and `x2`, and put the upper 32 bits to `x3`
 - ❖ `x1` and `x2` contains signed numbers
- `mulhu` `x3, x1, x2`
 - ❖ Multiply `x1` and `x2`, and put the upper 32 bits to `x3`
 - ❖ `x1` and `x2` contains unsigned numbers
- `mulhsu` `x3, x1, x2`
 - ❖ Multiply `x1` and `x2`, and put the upper 32 bits to `x3`
 - ❖ `x1`: signed
 - ❖ `x2`: unsigned

Unsigned Binary Integers

- Given an n -bit number



$$X = X_{n-1}2^{n-1} + X_{n-2}2^{n-2} + \dots + X_12^1 + X_02^0$$

- Range: 0 to $+2^n - 1$


- Example:

$$\begin{aligned} & 0000\ 0000\ 0000\ \dots\ 0000\ \overset{8}{1}0\overset{2}{1}1_2 \\ &= 0 \times 2^{31} + \dots + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ &= 0 + \dots + 8 + 0 + 2 + 1 = 11_{10} \end{aligned}$$

- Using 32 bits: 0 to +4,294,967,295

Signed Binary Integers

- How to represent a negative integer?





이제부터 2의 보수
문제가 많음

✓
2's - complement



- Sign Magnitude: Any downside? +0
-0

2's-Complement Signed Integers


- Given an $n-1$ bit positive integer... to make it a negative number with the same absolute value,



Step 1: negate all bits



Step 2: add 1



2's-Complement Signed Integers

- Given an n-bit number

$$X = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1} - 1$

- Example (32-bit):

$$\begin{aligned} &1111\ 1111\ \dots\ 1111\ 1100_2 \\ &= -1 \times 2^{31} + 1 \times 2^{30} + \dots + 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0 \\ &= -2,147,483,648 + 2,147,483,644 = -4_{10} \end{aligned}$$

n-1 bit *n-2 bit까지 같은*

$$-\overline{A} + (A - 1 - 3) = -4$$

- Using 32 bits: $-2,147,483,648$ to $+2,147,483,647$

2's-Complement Advantages

- Representing 1 more number (-2^{n-1})
- Only 1 representation of zero (0)
 - ❖ 0000 0000 0000
- Use the same adder logic with the unsigned integer values

Singed / Unsigned Multiplication

■ $0xFFFF_FFFF^{x1} \times 0x0000_0002^{x2}$

$\hookrightarrow -1$: signed

$2^{31}-1$: unsigned

2

mulh x10, x1, x2

❖ If signed numbers: $-1 \times 2 = -2$

➢ -2 in 64 bit: FFFF FFFF / FFFF FFFE

upper lower

$0000 \text{ ... } 0010_2$
 $1111 \text{ ... } 1101_2$
 $1111 \text{ ... } 1110_2 \rightarrow E$

❖ If unsigned numbers: $4,294,967,295 \times 2 = 8,589,934,590$

➢ 8,589,934,590 in 64 bit: 0000 0001 / FFFF FFFE

upper

$1111 \text{ ... } 1111_2$
 $0111 \text{ ... } 1110_2 \rightarrow E$

~~mulhu~~ ~~mulhsu~~

256비트 (x1 → 256비트 곱셈)

lower part는 같음

mulhu x10, x1, x2

mulh mulhu mulhsu

add와 같은 게
add와 똑같이 사용

Division

■ `div x3, x1, x2`

- ❖ Divide x1 by x2, and put the quotient to x3

■ `rem x3, x1, x2`

- ❖ Divide x1 by x2, and put the remainder to x3

■ `divu / remu`

- ❖ Unsigned versions

high level language

`int x, y; x = y mul`
signed
unsigned a, b; a * b unsigned mul

⇒ operator와 operand
같은 경우 multiplication이 가능
2bit assembly language에서는
type of instruction의 영향을 받는다

⇒ register의 type이 중요
↳ 2bit 32bit의 data를 저장

Logical Operations

cpu가 제공하는 기본적인 operation

■ Instructions for bitwise manipulation

Operation	C	Java	RISC-V
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise XOR	^	^	xor, xori
Bitwise NOT	~	~	
Shift left	<<	<<	slli
Shift right	>>	>>>	srli

AND Operations

- Useful to mask bits in a word
 - ❖ Select some bits, clear others to 0
- and **x9**, **x10**, **x11**

Bitwise operation

X1 → 0000 111 0010
X2 → 0000 111 0001
0000

X1 & X2 → True

X1 & X2 → 0000 111 0000


x10	0000	0000	0000	0000	0000	1101	1100	0000
x11	0000	0000	0000	0000	0011	1100	0000	0000
x9	0000	0000	0000	0000	0000	1100	0000	0000

OR Operations

- Useful to include bits in a word
 - ❖ Set some bits to 1, leave others unchanged

or **x9**, **x10**, **x11**

x10	0000	0000	0000	0000	0000	1101	1100	0000
x11	0000	0000	0000	0000	0011	1100	0000	0000
x9	0000	0000	0000	0000	0011	1101	1100	0000



XOR Operations

■ Differencing operation

- ❖ Set some bits to 1, leave others unchanged

Handwritten XOR truth table:

xOR	0	1
0	0	1
1	1	0

`xor x9, x10, x11` // if `x11 = -1 (0xFFFFFFFF)`, `x9 = ~x10`
// i.e., `xor x9, x10, -1 = not x9, x10`

x10	0000	0000	0000	0000	0000	1101	1100	0000
x11	1111	1111	1111	1111	1111	1111	1111	1111
x9	1111	1111	1111	1111	1111	0010	0011	1111

NOT Operations

X1 & 1 ⇒ 10B X1 | 0 ⇒ 10B

- Useful to invert bits in a word

- ❖ Change 0 to 1, and 1 to 0

- RISC-V has **xori**

- ❖ **a XORI -1 == NOT a**

xori rd, rs, -1

*not operation added
xor은 1과 0을
xor하는 것*

- Pseudo-instruction: **not**

not x10, x11

↓

xori x10, x11, -1

Immediate

*1-70
0-71*

1111 1111 1111 1111

-1 in 2's complement


XOR

-1	1111	1111	1111	1111	1111	1111	1111	1111
rs	0000	0000	0000	0000	0011	1100	0000	0000
rd	1111	1111	1111	1111	1100	0011	1111	1111

Basic Shifting

- Shift types
 - ❖ Logical (or unsigned) shift
 - ❖ Arithmetic (or signed) shift
- Shift directions
 - ❖ Left (multiply by powers of 2)
 - ❖ Right (divide by powers of 2)
 - Take floor value if the result is not an integer
 - Floor value of X (or $\lfloor X \rfloor$) is the largest integer less than or equal to X
 - $5 \gg 1 = \lfloor 5/2 \rfloor = 2$
 - $-3 \gg 1 = \lfloor -3/2 \rfloor = -2$

Logical Shift



■ Logical shift left

- ❖ MSB: shifted out → *바이트를 바이트로*
- ❖ LSB: shifted in with a 0
- ❖ $11001011 \ll 1 = 10010110$
- ❖ $11001011 \ll 3 = 01011000$

*8 bit
version*

■ Logical shift right

- ❖ MSB: shifted in with a 0
- ❖ LSB: shifted out
- ❖ $11001011 \gg 1 = 01100101$
- ❖ $11001011 \gg 3 = 00011001$

■ Logical shifts are useful to perform multiplication or division of unsigned integer by powers of two

$$\ll n = *2^n$$

$$\begin{array}{l} 0000 \dots 0011 \leftarrow 3 \\ \ll 2 \\ 0000 \dots 1100 \leftarrow 12 \end{array} \quad \begin{array}{l} \\ \\ \end{array} 2^2$$

Arithmetic Shift

- Arithmetic shift left *= Logical shift left*
 - ❖ MSB: shifted out.
 - Be aware of overflow/underflow
 - ❖ LSB: shifted in with a 0
 - ❖ $1101 \ll 1 = 1010$ *// -3 * 2 = -6*
 - ❖ $1101 \ll 2 = 0100$ *// -3 * 2^2 = 4 ??*
- Arithmetic shift right
 - ❖ MSB: retain the sign bit
 - ❖ LSB: shifted out
 - ❖ $0100 \gg 1 = 0010$ *// 4 / 2 = 2*
 - ❖ $1100 \gg 1 = 1110$ *// -4 / 2 = -2*
- **Arithmetic shifts** are useful to perform multiplication or division of **signed integer** by powers of two
- The result of arithmetic shift left is the same as logical shift left

RISC-V Instructions – Shift operations (1)

■ slli, srli *shift right logical Immediate*

(❖ e.g., slli rd, rs1, 4) *shift left logical immediate* (rd ← rs1 << 4)

■ srai *shift right arithmetic Immediate*

- ❖ Shift right arithmetic – extend the sign bit
- ❖ Useful for dividing 2's complement numbers

ex) srli x1, x10, 2
 $X_1 \leftarrow X_{10} \gg 2$

Valid range of shift amount
0 ~ 31

*register는 32비트
<< 32 or >> 32 하면
값이 바뀌지 않음*

slw x slli와 같은 예

RISC-V Instructions – Shift operations (2)

■ sll, srl, sra

❖ e.g., sll rd, rs1, rs2 (rd ← rs1 << rs2)

- Shift by the amount held in the lower 5 bits of register rs2

```
li x10, 200
```

```
li x11, 100 // 10010 = 0000 0000 0000 0000 0000 0000 0110 01002
```

```
sll x12, x10, x11 // x12 = 200 << 001002 = 200 * 24 = 3200
```

1, 2, 3, ...

0 ~ 2³²-1

0 ~ 31

register가 가지는 값에
shift 연산 amount의 2배만큼

5bit : 0 ~ 2⁵-1

31

Bit 단위로
(나머지는 무시)

남은 4비트

4

RISC-V Instructions – Shift operations (3)

- $-123 / 2^4 = -123 / 16 = -7.6875 = -7 ? -8?$

$$123 / 2^4 = 7.6875 \rightarrow 7$$
$$-123 / 2^4 = -7.6875 \rightarrow -8$$

❖ Shift right arithmetic: “round down” *smaller value*


li x10, -123 // $-123_{10} = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1000\ 0101_2$

li x11, 4

sra x12, x10, x11 // $x12 = 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1000_2$
 $= -8_{10}$

MACHINE CODE

Stored Program Concept




- Instructions and data are represented in binary
- Instructions and data are stored in memory *cpu에 저장*
- CPU fetches instructions and data to execute

Representing Instructions (1)

- Instructions are encoded in binary
 - ❖ Called machine code
- RISC-V instructions
 - ❖ Encoded as 32-bit (4 bytes) instruction words
 - ❖ CISC processors have variable instruction length
 - x86: 1byte – 15 bytes

RISC-V R-format Instructions → Instruction rd, rs1, rs2


register



■ Instruction fields

- ❖ **opcode**: operation code
- ❖ **rd**: destination register number
- ❖ **funct3**: 3-bit function code (additional opcode)
- ❖ **rs1**: the first source register number
- ❖ **rs2**: the second source register number
- ❖ **funct7**: 7-bit function code (additional opcode)

RISC-V R-format Instructions



add x9, x20, x21

funct7	x21	x20	funct3	x9	Arithmetic
--------	-----	-----	--------	----	------------


0	21	20	0	9	51
---	----	----	---	---	----

0000000	10101	10100	000	01001	0110011
---------	-------	-------	-----	-------	---------

0 / 1 / 5 / A / 0 / 4 / B / 3
 0000000 10101 10100 000 01001 0110011₂
 0000 0001 0101 1010 0000 0100 1011 0011₂

= 0x015A04B3

RISC-V R-format Instructions




sub x9, x20, x21

funct7	x21	x20	funct3	x9	Arithmetic
32	21	20	0	9	51
0100000	10101	10100	000	01001	0110011

이걸
32비트면
address 될

0100000 10101 10100 000 01001 0110011₂
 0100 0001 0101 1010 0000 0100 1011 0011₂
 = 0x415A04B3

RISC-V I-format Instructions




addi x10, x11, 100
 $-2^{11} \sim 2^{11}-1$ 까지만 쓸 수 있음 ($-2048 \sim 2047$)

■ Immediate arithmetic and load instructions

- ❖ **rs1**: source or base address register number
- ❖ **immediate**: constant operand, or offset added to base address
 - 2's-complement
 - Will be sign extended to 32-bit

addi x1, x20, -13
↓ ↓ ↓
32bits 32bits 12bits → 32bits

RISC-V I-format Instructions




addi x9, x20, 123

immediate	x20	funct3	x9	Imm. Arithmetic
123	20	0	9	19
0000 0111 1011	10100	000	01001	0010011

$000001111011\ 10100\ 000\ 01001\ 0010011_2$
 $0000\ 0111\ 1011\ 1010\ 0000\ 0100\ 1001\ 0011_2$
 $= 0x7ba0493$

RISC-V I-format Instructions



andi x9, x20, -123


Handwritten notes:
 123 | 0000 0111 1011
 1111 1000 0100
 -123 | 1111 1000 0101

immediate	x20	funct3	x9	Imm. Arithmetic
-123	20	7	9	19
1111 1000 0101	10100	111	01001	0010011

111110000101 10100 111 01001 0010011₂
 1111 1000 0101 1010 0111 0100 1001 0011₂
 = 0xF85A7493

Sign Extension

- Representing a number using more bits
 - ❖ Preserve the numeric value
- Replicate the sign bit to the left
- Examples: 8-bit to 16-bit
 - ❖ +2: 0000 0010 $\Rightarrow$ 0000 0000 0000 0010
 - ❖ -2: 1111 1110 $\Rightarrow$ 1111 1111 1111 1110
- In RISC-V instruction set,
 - ❖ 1b: sign-extend loaded byte
 - ❖ 1bu: zero-extend loaded byte



1001 $\Rightarrow -7$
11001 $\Rightarrow -7$
111001 $\Rightarrow -7$

Sign Extension For Logic Operations

li x20, 0x12345 // x20 = 0000 0000 0000 0001 0010 0011 0100 0101₂

andi x9, x20, -123 // -123 = 1111 1000 0101₂

// → 1111 1111 1111 1111 1111 1111 1000 0101₂


x20	0000	0000	0000	0001	0010	0011	0100	0101
-123	1111	1111	1111	1111	1111	1111	1000	0101
x9	0000	0000	0000	0001	0010	0011	0000	0101

0x12305

Shift Operations

■ *Immediate* slli, srli, srai

- ❖ shamt: shift amount in number of bit positions



■ sll, srl, sra *R-format*

- ❖ $rd \leftarrow$ value in rs1 shifted by shift amount in rs2[4:0] *5 Bit*

