

Introduction to Computer Architecture


Chapter 4 - 2

The Processor

Hyungmin Cho

Department of Computer Science and Engineering
Sungkyunkwan University


CPU for R-type Instructions



정확히 32비트를 넘어서지
add 0x80000000
+ 0x90000000


0x10000000
↓
discard carry!

CPU for Load/Store




Combining R-type and Load/Store

- What to write in the destination register?
 - ❖ R-type: ALU result
 - ❖ Load: Read data from Data Memory




Combining R-type and Load/Store

- One ALU is used for both...
 - ❖ R-type Arithmetic/Logic operations
 - ❖ Load/Store address calculation




ALU Control Bits

Opcode	ALUOp	Operation	Funct7	Funct3	ALU function	ALU control
lw	00	load word	XXXXXXXX	XXX	add	0010
sw	00	store word	XXXXXXXX	XXX	add	0010
beq	01	branch if equal	XXXXXXXX	XXX	subtract	0110
R-type	10	add	0000000	000	add	0010
		sub	0100000	000	subtract	0110
		and	0000000	111	AND	0000
		or	0000000	110	OR	0001



Combining R-type and Load/Store



Load Execution Example

little endian

higher address
→ higher digit

Opcode: 0000011₂

PC+4: 0x3FFC

Current PC: 0x3FF8

Register	Data
x1	0x000000FF
x2	0x00000011
x29	0x00001200

MemRead: 1

MemWrite: 0

MemtoReg: 1

ALUOp: 00₂ = Add

ALUSrc: 1

RegWrite: 1

Read data 1: 0x1200

11101₂
rs1
x29

ALU result: 0x1241

0x600 + 65
= 0x1241

ALU Control: 0010₂ = Add


Read data (Mem): 0xC0B0A090

little endian

x1
rs2
00001₂

Address	Data
0x1240	0x80
0x1241	0x90
0x1242	0xA0
0x1243	0xB0
0x1244	0xC0
0x1245	0xD0

Address	Data
0x3FF8	0x041EA103



rs1: 11101₂

rs2: 00001₂

rd: 00010₂

zero extension

0x00000041

Funct3: 010

Funct7[5]: 0

Read data 2: 0xFF

0000 0100 0001 1110 1010 0001 0000 0011 → lw x2, 65(x29)

000001000001 11101 010 00010 0000011

Imm[11:0]

0x041

65

rs1=x29

funct3

rd 2

opcode

load 1b

1b → funct3의 shift

lw x2, 0x41(x29)

lw x2, 0x41(x29)

instruction[24:20]

higher address

R-type ALUSrc rs2


data path 3

4 byte

1 byte

lower address


Branch Instructions (BEQ)



- If $*rs1 == *rs2$
 - ❖ New PC = PC + immediate
- Immediate is a 13-bit signed value, with $imm[0]$ is assumed to be zero.
 - ❖ Need to sign-extend


Branch Condition Test

- Subtract and check if the result is zero




- ALU has one extra output – result is equal to zero?

Branch Target (New PC) Calculation



1: zero is set, and the instruction is 'beq' branch
0: zero is not set or instruction is something else..

CPU for Branch Instruction



BEQ Execution Example

Handwritten: LABEL:

Register	Data
x 8	0x1
x 9	0x1

Branch: 1

ALUOp: 01₂ = subtract

PC+4: 0x8018

Opcode: 1100011₂

Add result: 0x7FFC

Next PC: 0x7FFC

Current PC: 0x8014

Handwritten: 0x8014 E3
5 04
6 94
1 FE

Handwritten: 0x8014 - 24
= 0x8000 - 4
= 0x7FFC

Handwritten: 26bit 0xFF4

Handwritten: Imm[6] = always 0₂

Zero?: 1

Handwritten: True →

Handwritten: 여기에 24비트 sign extension
0x1FE8 - 24 = 0xFFFFFFE8


Handwritten: additional extra zero -6x4
-1-1-2-4
-16=-24

Imm[12:0] = 111111110100₂ = -24₁₀
→ beq ~~x~~8, ~~x~~9, LABEL

Handwritten: LABEL: points to 6 instrs before beq


1111 1110 1001 0100 0000 0100 1110 0011
1 111111 01001 01000 000 0100 1 1100011
Imm[12] Imm[10:5] rs2=9 rs1=8 funct3 Imm[4:1] Imm[11] Opcode = beq

Address	Data
0x8014	0xFE9404E3




TextBook 1st & 2nd edition Difference

- The CPU datapath drawn in the 1st edition has an additional “shift left 1” after Imm Gen



1st edition

12비트를 32비트로 shift




2nd edition

12비트를 32비트로 sign extend

- There is no need for a shift logic after the immediate value is fully assembled and sign-extended to 32-bit data.

CPU for R-type/Load/Store/Branch



ALU를 2개씩 필요한 이유는 같은 cycle에서 *52-*51을 계산해야 하기 때문

Control Signals

Instruction	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp[1]	ALUOp[0]
Arithmetic (R-format)	0	0	1	0	0	0	1	0
lw	1	1	1	1	0	0	0	0
sw	1	X	0	0	1	0	0	0
beq	0	X	0	0	0	1	0	1


■ Opcode

- ❖ Arithmetic: 0110011
- ❖ lw: 0000011
- ❖ sw: 0100011
- ❖ beq: 1100011

■ Need to build a combinational logic!

Implementation of Combinational Control Unit

*Example
not optimized



→ 실제 2bit 4bit
(비트 논리)
예제 → RTL


- Synthesis tool automatically optimizes **RTL** code $\rightarrow$ Combinational logic

Exceptions and Interrupts

- “Unexpected” events requiring change in flow of control


- ^{Internal} Exception
 - ❖ Arises within the CPU
 - e.g., undefined opcode, ^{syscall} syscall, ...

- ^{External} Interrupt
 - ❖ From an external I/O controller



^{Interrupt}

Altering the Normal Flow of Control



Handling Exceptions

- Save PC of offending (or interrupted) instruction

- ❖ In RISC-V: Supervisor Exception Program Counter (SEPC) register

→ xl jal

- Save indication of the problem

- ❖ In RISC-V: Supervisor Exception Cause Register (SCAUSE)

↓
Instruction jal
exception / interrupt
발생한 SEPC 줄다림 → 발생된 일이
왜 일어났는지



- Jump to handler

- ❖ Assume at 0x1C090000 ← pre defined by the OS

Handler Actions


- Read cause, and transfer to relevant handler
SCause register
- Determine action required
- If restartable:
 - ❖ Take corrective action
 - ❖ Use SEPC to return to program
- Otherwise: *eg. undefine instruction*
 - ❖ Terminate program
 - ❖ Report error using SEPC, SCAUSE, ...

Combinational Logic Propagation Delay




Propagation Delay


Single-Cycle for Every Instruction?



LW Instruction



BEQ Instruction



Instruction마다 쓰는 연산이 다르고,
각각의 연산에 필요한 시간이 다름

clock period = 800 ps → longest instruction의 연산시간



Pipeline Performance

- Assume the time for each stages is
 - ❖ 100ps for register read or write
 - ❖ 200ps for other stages

Instruction type	Instruction fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps	×	×	500ps

Performance Issues

- Longest delay determines the clock period
 - ❖ **Critical path**: The datapath that takes the **longest** time
 - ❖ Critical path in the single-cycle processor: load instruction
 - Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary the clock period for different instructions
- We will improve performance using pipelining



Pipeline Performance

