

Introduction to Computer Architecture


Chapter 4 - 3

Pipelining



Hyungmin Cho

Department of Computer Science and Engineering
Sungkyunkwan University


Pipelining Analogy




Pipelining Analogy



Pipelining Analogy




Pipelining Analogy



pipelining은
더 많은 resource 필요
(additional overhead)
그러나 overall processing speed를
높인 pipelining 이다


Clock Period in Pipeline

- All stages use the same clock input
- Determined by the longest stage



Clock Period in Pipeline

- Determined by the longest stage




Pipeline Performance

- Assume the time for each stages is
 - ❖ 100ps for register read or write
 - ❖ 200ps for other stages

Instruction type	Instruction fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps	X	700ps
R-format	200ps	100 ps	200ps	X	100 ps	600ps
beq	200ps	100 ps	200ps	X	X	500ps

→ longest

Pipeline Performance



$2400/3\text{Ins}$

less than 2X (2배보다 작음 되나?)


but instruction이 많을수록 차이나 커짐

$800\text{ps} \times \# \text{Ins}$

$200\text{ps} \times \# \text{Ins} + 800\text{ps}$

$\approx 4\text{배 차이}$

trivial



$\#$ of cycles in pipelining

when $\#$ of stages is S and

$\#$ of instructions is N

$$= (N + S - 1)$$

$1000\text{ps} - 200\text{ps}$


사실이므로 trivial

Pipeline Speedup

- If all stages are balanced
 - ❖ i.e., all take the same time

perfectly balanced
pipeline 모든 단계가
동일한 시간

$$T_{\text{pipelined}} = \frac{T_{\text{non-pipelined}}}{\text{Number of stages}}$$



- If not balanced, speedup is limited
 - ❖ The longest stage determines the clock period


stage가 5개라면 → 160ps
but unbalanced
pipeline 이므로 → 200ps
(200 100 200 200 100)
(5개 7개)

- Speedup due to increased throughput
 - ❖ Latency (time for each instruction) does not decrease

Latency가 아닌 throughput 증가


Pipeline Speedup Examples

Instruction이 적은 경우





non-pipelining → $700ps \times 2 = 1400ps / 2inst$
 pipelining → $2000ps / 2inst$

pipelining이 있어 나쁜 속임수



no pipelining
 $\approx 700ps / 1inst$
 $\approx 400ps / 1inst$

2번 Instruction이
 많아야 할 경우




$1250ps / 2inst$
 $\approx 250ps / 1inst$

중단 balanced 경우
 성능과는 더 관련


Pipeline Stage

- Can we split a combinational logic at arbitrary locations to obtain a perfectly balanced pipeline?




Pipeline Stage

- Can we split a combinational logic at arbitrary locations to obtain a perfectly balanced pipeline?



Pipeline Stage

- Can we split a combinational logic at arbitrary locations to obtain a perfectly balanced pipeline?



■ RISC-V ISA designed for pipelining

- ❖ All instructions are 32-bits (4 bytes) *모두 같음*
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to ~~17~~₁₅-byte instructions
- ❖ Few and regular instruction formats
 - Can decode and read registers in one step
- ❖ Load/store addressing *rs1, rs2*
 - Can calculate address in 3rd stage, access memory in 4th stage

$$*rs1 + Imm \quad EX$$


X86 ISA

1~15 byte
다른 instruction이
몇 byte인지 알 수 없음

many, complex
instruction format

complex memory
addressing modes

RISC-V Datapath




format1 [rs1]
format2 [rs1]


RISC-V Pipeline Stages

- Five stages, one step per stage
 1. **IF:** Instruction fetch from memory
 2. **ID:** ^{opcode} Instruction decode & register read
 3. **EX:** Execute operation or calculate address
 4. **MEM:** Access memory operand
 5. **WB:** Write result back to register


Simplified Representation of RISC-V Pipeline




Simplified Representation of RISC-V Pipeline



Simplified Representation of RISC-V Pipeline




Instructions in a Pipeline



Dividing Pipeline Stages


- Need to synchronize multiple datapaths

propagation delay




- (Almost) impossible to do it with combinational circuits only

No separation?




No separation?

After 100ps...




No separation?

After 200ps...



No separation?


After 300ps...



Instructions in stage 2 do not match!


No separation?

After 400ps...




No separation?

After 500ps...




No separation?

After 600ps...




Dividing Stages – What should be done...



- Do not start stage2 yet...
- Wait until datapath2 also completes

Dividing Stages – What should be done...


From 200ps...



- Drive stage2 (i.e., give input data to stage2)

Dividing Stages – What should be done...


After 200ps... until 400ps



- Stage1 produces new output for Instruction2
- However, we still need to drive stage2 with Instruction1

Dividing Stages – What should be done...


After 200ps... until 400ps



Between stages, we need a “**barrier**” that remembers the previous instruction and hold the next instruction


Using Registers

- Need registers (flip-flops) between stages




Pipeline Registers

IF ID EX MEM WB




Pipeline Register Details




IF stage

cycle 1




ID stage

cycle 2




EX stage

cycle 3




MEM stage

cycle 4




WB stage




?


ID / WB stage




Corrected Datapath for Write Register ID




Corrected Datapath for Write Register ID




Corrected Datapath for Write Register ID



Corrected Datapath for Write Register ID




Control Signals?




SW의 경우 RegWrite=0, add RegWrite=1
컨트롤러
이러한 신호를 전달,

Control Signals in Pipeline




- Control signals derived from the opcode @ ID stage

Pipelined Control



Pipelined Control



Hazards

- Hazard: Danger, risk, ...



- Pipeline hazard:
 - ❖ A situation where the processor cannot process the next instruction in the following cycle.

Types of Hazards

1. Structural hazards *ALU, memory module*
 - ❖ A required resource is busy
 - ❖ Multiple instructions are trying to use the same component in the same cycle
2. Data hazards
 - ❖ Need to wait for previous instruction to complete its data read/write
 - ❖ Data value is not ready for the next instruction.
3. Control hazards
 - ❖ Deciding on control action depends on previous instruction
 - ❖ Similar to data hazard, but related to instructions that changes PC


*ALU, memory module
duplication of work
→ already solved*

Data Hazards

- Using a register value updated by the preceding instruction

add **s0**, t0, t1
sub t2, **s0**, t3

add에서 s0을 update하고
sub가 되어서는 s0을
s0을 사용하는 경우




Data Hazards


- Using a register value updated by the preceding instruction

add **s0**, t0, t1

sub t2, **s0**, t3




Pipeline Stall



Forwarding

- Use result when it is computed
 - ❖ Don't wait for it to be stored in a register
 - ❖ Requires extra connections in the datapath




Control Hazards

■ Branch determines flow of control

- ❖ PC address should be determined BEFORE the IF stage
- ❖ Branch decision: EX stage (ALU)
- ❖ Branch address: EX stage (Additional adder ALU)

branch의 PC
after EX stage,
we know next instruction,



Control Hazards


■ The best we can do...

❖ Add extra hardware resource in the ID stage

- Compare the register values in the ID stage
- Branch address calculation

EX가 아니라
ID에서 비교하는 것

→ 2ms 이후 1st



■ Still need 1 cycle stall (Stall on branch)

Branch Prediction

- Longer pipelines can't determine branch outcome early
 - ❖ Intel i7: 14 pipeline stages
 - ❖ Stall penalty becomes unacceptable
- Predict outcome of branch
 - ❖ Stall only when prediction is wrong

pipelined 길이와수록
branch 결과를 빨리 알기 힘들어
→ penalty ↑

accurate prediction ↑

Pipeline Summary

- Pipelining improves performance by increasing instruction throughput
 - ❖ Executes multiple instructions in parallel
 - ❖ Each instruction has the same latency
- Subject to hazards
 - ❖ Structure, data, control