

68HC12 INSTRUCTION LIST (reduced)**Loads, Stores, and Transfers**

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Clear Memory Byte	CLR			X	X	X		$m(ea) \leq 0$
Clear Accumulator A (B)	CLRA (B)						X	$A \leq 0$
Load Accumulator A (B)	LDAA (B)	X	X	X	X	X		$A \leftarrow [m(ea)]$
Load Double Accumulator D	LDD	X	X	X	X	X		$D \leftarrow [m(ea, ea+1)]$
Load Effective Address into SP (X or Y)	LEAS (A,B)							$SP \leftarrow ea$
Store Accumulator A (B)	STAA (B)	X	X	X	X	X		$m(ea) \leftarrow (A)$
Store Double Accumulator D	STD	X	X	X	X	X		$m(ea, ea+1) \leftarrow D$
Transfer A to B	TAB						X	$B \leftarrow (A)$
Transfer A to CCR	TAP						X	$CCR \leftarrow (A)$
Transfer B to A	TBA						X	$A \leftarrow B$
Transfer CCR to A	TPA						X	$A \leftarrow (CCR)$
Exchange D with X (Y)	XGDX						X	$D \leftrightarrow (X)$
Pull A (B) from Stack	PULA(B)						X	$A \leftarrow [m(SP)], SP \leftarrow (SP)+1$
Push A (B) onto Stack	PSHA(B)						X	$SP \leftarrow (SP)-1, m(SP) \leftarrow A$

Arithmetic Operations

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Add Accumulators	ABA						X	$A \leftarrow (A) + (B)$
Add with Carry to A (B)	ADCA (B)	X	X	X	X	X		$A \leftarrow (A) + [m(ea)] + (C)$
Add Memory to A (B)	ADDA (B)	X	X	X	X	X		$A \leftarrow (A) + [m(ea)]$
Add Memory to D (16 Bit)	ADDD	X	X	X	X	X		$D \leftarrow (D) + [m(ea, ea+1)]$
Decrement Memory Byte	DEC			X	X	X		$m(ea) \leftarrow [m(ea)] - 1$
Decrement Accumulator A (B)	DECA (B)						X	$A \leftarrow (A) - 1$
Increment Memory Byte	INC			X	X	X		$m(ea) \leftarrow [m(ea)] + 1$
Increment Accumulator A (B)	INCA (B)						X	$A \leftarrow (A) + 1$
Subtract with Carry from A (B)	SBCA (B)	X	X	X	X	X		$A \leftarrow (A) - [m(ea)] - C$
Subtract Memory from A (B)	SUBA (B)	X	X	X	X	X		$A \leftarrow (A) - [m(ea)]$
Subtract Memory from D (16 Bit)	SUBD	X	X	X	X	X		$D \leftarrow (D) - [m(ea, ea+1)]$
Multiply (byte, unsigned)	MUL						X	$D \leftarrow (A) \times (B)$
Multiply word, unsigned (signed)	EMUL(S)						X	$Y:D \leftarrow (D) \times (Y)$
Unsigned (signed) 32 by 16 divide	EDIV(S)						X	$X \leftarrow (Y:D) / (X), Y \leftarrow \text{quotient}, D \leftarrow \text{remainder}$
Fractional Divide ($D < X$)	FDIV						X	$X \leftarrow (D) / (X), D \leftarrow \text{remainder}$
Integer Divide (unsigned)	IDIV						X	$X \leftarrow (D) / (X), D \leftarrow \text{remainder}$

Logical Operations

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
AND A (B) with Memory	ANDA (B)	X	X	X	X	X		$A \leftarrow A \bullet [m(ea)]$
Bit(s) Test A (B) with Memory	BITA (B)	X	X	X	X	X		$A \bullet [m(ea)]$
One's Complement Memory Byte	COM			X	X	X		$m(ea) \leftarrow \sim [m(ea)]$
One's Complement A (B)	COMA (B)						X	$A \leftarrow \sim A$
OR A (B) with Memory (Exclusive)	EORA (B)	X	X	X	X	X		$A \leftarrow A \oplus [m(ea)]$
OR A (B) with Memory (Inclusive)	ORAA (B)	X	X	X	X	X		$A \leftarrow A + [m(ea)]$

Shift and Rotate

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Arithmetic/Logical Shift Left Memory	ASL/LSL			X	X	X		
Arithmetic/Logical Shift Left A (B)	ASLA(B)						X	
Arithmetic/Logical Shift Left Double	ASLD/LSLD						X	
Arithmetic Shift Right Memory	ASR			X	X	X		
Arithmetic Shift Right A (B)	ASRA(B)						X	
Logical Shift Right A (B)	LSRA(B)						X	
Logical Shift Right Memory	LSR			X	X	X		
Logical Shift Right D	LSRD						X	
Rotate Left Memory	ROL			X	X	X		
Rotate Left A (B)	ROLA(B)						X	
Rotate Right A (B)	RORA(B)						X	
Rotate Right Memory	ROR			X	X	X		

Compare & Test

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Compare A to B	CBA						X	(A)-(B)
Compare A (B) to Memory	CMPA (B)	X	X	X	X	X		(A) - [m(ea)]
Compare D to Memory (16 Bit)	CPD	X	X	X	X	X		(D) - [m(ea,ea+1)]
Compare SP to Memory (16 Bit)	CPS	X	X	X	X	X		(SP) - [m(ea,ea+1)]
Compare X (Y) to Memory (16 Bit)	CPX	X	X	X	X	X		(X) - [m(ea,ea+1)]
Test memory for 0 or minus	TST			X	X	X		m(ea) - 0
Test A (B) for 0 or minus	TSTA (B)						X	(A)-0

Short Branches

Function	Mnemonic	REL	DIR	IDX	[IDX]	PC <= ea if
Branch ALWAYS	BRA	X				
Branch if Carry Clear	BCC	X				C = 0 ?
Branch if Carry Set	BCS	X				C = 1 ?
Branch if Equal Zero	BEQ	X				Z = 1 ?
Branch if Not Equal	BNE	X				Z = 0 ?
Branch if Minus	BMI	X				N = 1 ?
Branch if Plus	BPL	X				N = 0 ?
Branch if Bit(s) Clear in Memory Byte	BRCLR		X	X		[m(ea)]•mask=0
Branch if Bit(s) Set in Memory Byte	BRSET		X	X		[m(ea)]•mask=0
Branch if Overflow Clear	BVC	X				V = 0 ?
Branch if Overflow Set	BVS	X				V = 1 ?
Branch if Greater Than	BGT	X				Signed >
Branch if Greater Than or Equal	BGE	X				Signed ≥
Branch if Less Than or Equal	BLE	X				Signed ≤
Branch if Less Than	BLT	X				Signed <
Branch if Higher	BHI	X				Unsigned >
Branch if Higher or Same (same as BCC)	BHS	X				Unsigned ≥
Branch if Lower or Same	BLS	X				Unsigned ≤
Branch if Lower (same as BCS)	BLO	X				Unsigned <
Branch Never	BRN	X				3-cycle NOP

Long branch mnemonic = L + Short branch mnemonic, e.g.: BRA → LBRA

Loop Primitive Instructions (counter ctr = A, B, or D)

Function	Mnemonic	REL	DIR	EXT	IDX	[IDX]	INH	Operation
Decrement counter & branch if =0	DBEQ	X						ctr <= (ctr)-1, if (ctr)=0 => PC <= ea
Decrement counter & branch if ≠0	DBNE	X						ctr <= (ctr)-1, if (ctr) ≠0 => PC <= ea
Increment counter & branch if =0	IBEQ	X						ctr <= (ctr)+1, if (ctr)=0 => PC <= ea
Increment counter & branch if ≠0	IBNE	X						ctr <= (ctr)+1, if (ctr) ≠0 => PC <= ea
Test counter & branch if =0	DBEQ	X						if (ctr)=0 => PC <= ea

Subroutine Calls and Returns

Function	Mnemonic	REL	DIR	EXT	IDX	[IDX]	INH	Operation
Branch to Subroutine	BSR	X						SP <= (SP)-2, m(SP) <= (PC), PC <= ea
Jump to Subroutine	JSR		X	X	X	X		SP <= (SP)-2, m(SP) <= (PC), PC <= ea
CALL a Subroutine (expanded memory)	CALL		X	X	X	X		SP <= (SP)-2, m(SP) <= (PC), PC <= ea SP <= (SP)-1, m(SP) <= (PPG), PC <= pg
Return from Subroutine	RTS						X	PC <= [m(SP)], SP <= (SP)+2
Return from call	RTC						X	PPG <= [m(SP)], SP <= (SP)+1, PC <= [m(SP)], SP <= (SP)+2

Function	Mnemonic	DIR	EXT	IDX	[IDX]	INH	Operation
Jump	JMP	X	X	X	X		PC <= ea

The **jump** instruction allows control to be passed to any address in the 64-Kbyte memory map.

Stack and Index Register Instructions

Function	Mnemonic	IMM	DIR	EXT	IDX	[IDX]	INH	Operation
Decrement Index Register X (Y)	DEX (Y)						X	X <= (X) - 1
Increment Index Register X (Y)	INX (Y)						X	X <= (X) + 1
Load Index Register X (Y)	LDX (Y)	X	X	X	X	X		X <= [m(ea,ea+1)]
Pull X (Y) from Stack	PULX						X	X <= [m(SP,SP+1)] SP <= (SP) + 2
Push X (Y) onto Stack	PSHX (Y)						X	m(SP,SP+1) <= (X) SP <= (SP) - 2
Store Index Register X (Y)	STX (X)	X	X	X	X	X		m(ea,ea+1) <= X
Add Accumulator B to X (Y)	ABX (Y)						X	X <= (X) + (B)
Decrement Stack Pointer	DES						X	SP <= (SP) - 1
Increment Stack Pointer	INS						X	SP <= (SP) + 1
Load Stack Pointer	LDS	X	X	X	X	X		SP <= [m(ea,ea+1)]
Store Stack Pointer	STS	X	X	X	X	X		m(ea,ea+1) <= (SP)
Transfer SP to X (Y)	TSX (Y)						X	X <= (SP)
Transfer X (Y) to SP	TXS (Y)						X	SP <= (X)
Exchange D with X (Y)	XGDX (Y)						X	(D) <=> (X)

Function	Mnemonic	INH	Operation
Return from Interrupt	RTI	X	$(M_{(SP)} \Rightarrow CCR; (SP) + \$0001 \Rightarrow SP$ $(M_{(SP)} : M_{(SP+1)}) \Rightarrow B : A; (SP) + \$0002 \Rightarrow SP$ $(M_{(SP)} : M_{(SP+1)}) \Rightarrow X_H : X_L; (SP) + \$0004 \Rightarrow SP$ $(M_{(SP)} : M_{(SP+1)}) \Rightarrow PC_H : PC_L; (SP) + \$0002 \Rightarrow SP$ $(M_{(SP)} : M_{(SP+1)}) \Rightarrow Y_H : Y_L; (SP) + \$0004 \Rightarrow SP$
Software Interrupt	SWI	X	
Wait for Interrupt	WAI	X	

Interrupt Handling

The software interrupt (SWI) instruction is similar to a JSR instruction, except the contents of all working CPU registers are saved on the stack rather than just the return address. SWI is unusual in that it is requested by the software program as opposed to other interrupts that are requested asynchronously to the executing program.

Reference Guide for TST Instruction

TST <i>opr16a</i>	(M) – 0	EXT	F7 hh 11	rPO	rOP	----	ΔΔ00
TST <i>opr16,xy</i>	Test Memory for Zero or Minus	IDX	E7 xb	rPf	rFP		
TST <i>opr9,xy</i>		IDX1	E7 xb ff	rPO	rPO		
TST <i>opr16,xy</i>		IDX2	E7 xb ee ff	frPP	frPP		
TST [D,xy]		[D,IDX]	E7 xb	fIfPrPf	fIfPrFP		
TST [<i>opr16,xy</i>]		[IDX2]	E7 xb ee ff	fIfPrPf	fIfPrFP		
TSTA	(A) – 0 Test A for Zero or Minus	INH	97	0	0		
TSTB	(B) – 0 Test B for Zero or Minus	INH	D7	0	0		

Reference Guide for JSR Instruction

Source Form	Operation	Addr. Mode	Machine Coding (hex)	Access Detail		S X H I	N Z V C
JSR <i>opr8a</i>	(SP) – 2 ⇒ SP;	DIR	17 dd	SPPP	PPPS	----	----
JSR <i>opr16a</i>	RTN _H , RTN _L ⇒ M _(SP) , M _(SP+1) ;	EXT	16 hh 11	SPPP	PPPS		
JSR <i>opr16,xy</i>	Subroutine address ⇒ PC	IDX	15 xb	PPPS	PPPS		
JSR <i>opr9,xy</i>		IDX1	15 xb ff	PPPS	PPPS		
JSR <i>opr16,xy</i>	Jump to Subroutine	IDX2	15 xb ee ff	fPPPS	fPPPS		
JSR [D,xy]		[D,IDX]	15 xb	fIfPPPS	fIfPPPS		
JSR [<i>opr16,xy</i>]		[IDX2]	15 xb ee ff	fIfPPPS	fIfPPPS		

Post Byte Encoding, xb, for Indexed Addressing

Indexed Addressing Mode Postbyte Encoding (xb)

60	1,+Y pre-inc	70	1,+Y post-inc	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
61	2,+Y pre-inc	71	2,+Y post-inc	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
62	3,+Y pre-inc	72	3,+Y post-inc	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
63	4,+Y pre-inc	73	4,+Y post-inc	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
64	5,+Y pre-inc	74	5,+Y post-inc	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
65	6,+Y pre-inc	75	6,+Y post-inc	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
66	7,+Y pre-inc	76	7,+Y post-inc	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
67	8,+Y pre-inc	77	8,+Y post-inc	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indirect	F7	[D,SP] D indirect
68	8,-Y pre-dec	78	8,-Y post-dec	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
69	7,-Y pre-dec	79	7,-Y post-dec	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
6A	6,-Y pre-dec	7A	6,-Y post-dec	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
6B	5,-Y pre-dec	7B	5,-Y post-dec	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
6C	4,-Y pre-dec	7C	4,-Y post-dec	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
6D	3,-Y pre-dec	7D	3,-Y post-dec	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
6E	2,-Y pre-dec	7E	2,-Y post-dec	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
6F	1,-Y pre-dec	7F	1,-Y post-dec	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indirect	FF	[D,PC] D indirect

le 1

postbyte (hex)

