

CRU_yhd

clk100m_ctu

clk100m_ctu_b

cru_reset

fpga_cpu_reset_b

fpga_100m_clk

DCM2PLL

DCM

PLL

clk_in_p

clk_out

clk_in

clk0_out

clk_in_n

clk1_out

clk2_out

clk3_out

clk4_out

Locked_out

up_clk_1

fe_clk_1

mclk_1

ref_clk_125_1

100m_out_1

BUFGMUX

1

0

100m_out

up_clk

fe_clk

mclk

ref_clk

ODDR

'1'

D1

Q

D2

'0'

Reset

up_clk_0

fe_clk_0

mclk_0

ref_clk_125_0

100m_out_0