

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company: CECS 201
4  // Engineer: KIM MARZO
5  //
6  // Create Date:    03:34:57 03/25/2019
7  // Design Name: Binary to Seven Segment Display
8  // Module Name:    LAB5_VM
9  // Target Devices: Spartan 6
10 // Description: A behavioral verilog module for a hex to seven segment decoder
11 ///////////////////////////////////////////////////////////////////
12 module LAB5_VM(hex, a, b, c, d, e, f, g, anodes
13     );
14
15     input [3:0] hex;
16     output a, b, c, d, e, f, g;
17     output [3:0] anodes;
18     reg a, b, c, d, e, f, g;
19     wire [3:0] anodes;
20
21     always @ (hex) begin
22         case (hex)
23             4'b0000: {a,b,c,d,e,f,g} = 7'b00000001;
24             4'b0001: {a,b,c,d,e,f,g} = 7'b10011111;
25             4'b0010: {a,b,c,d,e,f,g} = 7'b00100101;
26             4'b0011: {a,b,c,d,e,f,g} = 7'b00001110;
27             4'b0100: {a,b,c,d,e,f,g} = 7'b10011100;
28             4'b0101: {a,b,c,d,e,f,g} = 7'b01001100;
29             4'b0110: {a,b,c,d,e,f,g} = 7'b11000000;
30             4'b0111: {a,b,c,d,e,f,g} = 7'b00011111;
31             4'b1000: {a,b,c,d,e,f,g} = 7'b00000000;
32             4'b1001: {a,b,c,d,e,f,g} = 7'b00011100;
33             4'b1010: {a,b,c,d,e,f,g} = 7'b00010000;
34             4'b1011: {a,b,c,d,e,f,g} = 7'b11000000;
35             4'b1100: {a,b,c,d,e,f,g} = 7'b00001111;
36             4'b1101: {a,b,c,d,e,f,g} = 7'b10000101;
37             4'b1110: {a,b,c,d,e,f,g} = 7'b01100000;
38             4'b1111: {a,b,c,d,e,f,g} = 7'b01110000;
39             default: {a,b,c,d,e,f,g} = 7'b11111111;
40         endcase
41     end
42
43     assign anodes = 4'b11110;
44
45
46 endmodule
47
```