Mon Mar 04 13:21:19 2019

LAB2 VM.v

```
1
    `timescale 1ns / 1ps
2
    // Company: CECS 201
3
    // Engineer: Kim Marzo
4
5
    //
6
   // Create Date:
                  12:22:49 03/04/2019
7
    // Design Name: Arithmetic Logic Design
8
    // Module Name: LAB2 VM
9
    // Project Name: Arithmetic Logic Design
10
    // Target Devices: Spartan 6
11
12
   // Description: A verilog module for CECS 201 Lab 2 "Arithmetic Logic Design"
13
   //
    //
14
15
    16
    module LAB2 VM(
17
       input M,
18
       input A,
19
       input B,
20
       input Cin,
       output CB,
21
22
       output Y
23
       );
24
25
    assign CB = \{B \& \{M \land A\}\} |
26
             {Cin & {M ^ A}} |
27
             {B & Cin};
28
    assign Y = A ^ B ^ Cin;
29
30
    endmodule
31
```