#### CSED311 Lab5: Cache


#### Seung-taek Woo & Seonggon Kim

wst9909@postech.ac.kr, sungonuni@postech.ac.kr
Contact the TAs at cs311-2025ta@postech.ac.kr



# **Data cache in Pipelined CPU**


■ Uses a blocking data cache instead of a "magic memory"





#### **Data flow**

- When there is a cache miss, the cache requests data from memory
- When a dirty cache line is evicted, it should be written back to memory



\*acknowledgement from the memory is implicit in our lab



# Signals to / from the cache



## Input signals to the data cache

- addr: memory address that CPU wants to read or write
- mem rw: access type (0: read, 1: write)
- din: data that CPU writes to cache for stores
  - addr and din should be used only when is input valid is true
  - din should be used only when mem rw is 1

```
addr[31:0], din[31:0],
is_input_valid, mem_rw

cache
is_ready, dout[31:0],
is_hit, is_output_valid
```



## Output signals from the data cache

- is ready indicates the status of the cache
  - True if cache is ready to accept a request
  - False if cache is busy serving a prior request
    - Cache cannot accept a request currently. LD/ST would be stalled
- In the 5-stage pipeline, is ready must be true when LD/ST goes into MEM stage

```
addr[31:0], din[31:0],
is_input_valid, mem_rw


cache
is_ready, dout[31:0],
is_hit, is_output_valid
```



## Output signals from the data cache

- is\_output\_valid indicates whether dout and is\_hit are valid(doesn't mean True) or not.
- dout: data accessed from cache (for read)
- is hit indicates whether a cache hit occurred
- When the output from cache are valid, LD/ST instructions can use them and continue

execution





# Data cache design

■ The size of a cache line (block) is 16 bytes



# sets	# ways	Block offset 0	Block offset 1	Block offset 2	Block offset 3
Set 0	Way 0	4B	4B	4B	4B
	Way 1				



## Data cache design

- Asynchronous read:
  - valid, data, is\_hit
- Synchronous write
  - Writes to the cache line (from both CPU and memory) should be synchronous
- Write-back, write-allocate
  - Read data from the memory if a write miss occurs




## Data cache design

- Replacement policy
  - Choose any way except for MRU way
- Structure
  - Choose between direct-mapped or set-associative (extra point) but not fully-associative
  - Size: 256 Bytes (data bank)
  - You are free to define # of ways and sets
- Each cache line should have:
  - Valid bit
  - Dirty bit
  - Bits for replacement
  - ..




# **Matrix data layout**

- Memory layout of the matrix (row-major order)
  - Assume each element of the matrix is 4 B
  - Assume cache line size is 16 B



data	





cache


## **Matrix multiplication**

- Naïve implementation
  - Is this cache-friendly? No. Why?

```
// matrix op
for (int m = 0; m < M; ++m) {
    for (int n = 0; n < N; ++n) {
        for (int k = 0; k < K; ++k) {
            | c[m][n] += a[m][k] + b[k][n];
        }
    }
}</pre>
```












## **Matrix multiplication**

- Tiled implementation
  - Is this cache-friendly? If yes, why?












## **Matrix multiplication**

- Tiled implementation
  - Is this cache-friendly? If yes, why?
  - Reuse data (in the cache) as much as possible within each tile
    - The tile size is set to the cache line size







#### **Submission**

- Implementation (Deadline: 9:00 am, 5/27)
  - Blocking data cache
    - Direct-mapped (no extra credit)
    - N-way associative cache (Full extra credit + 3)
  - You need to follow the rules described in lab\_guide.pdf
- Report (Deadline: 18:00, 5/27)
  - The design of the cache
    - Direct-mapped or associative cache
  - Analyze cache hit ratio
    - If you implement associative cache, compare it with direct-mapped cache
    - Explain your replacement policy
    - Naïve matmul vs optimized matmul
    - Why is the cache hit ratio different between two matmul algorithms?
    - What happens to the cache hit ratio if you change the # of sets and # of ways?



#### **Submission**

- Implementation file format
  - .zip file name: Lab5\_{team\_num}\_{student1\_id}\_{student2\_id}.zip
  - Contents of the zip file (only \*.v):
    - cpu.v
    - ...
    - Do not include top.v, InstMemory.v, DataMemory, RegisterFile.v, and CLOG2.v
- Report file format
  - Lab5\_{team\_num}\_{student1\_id}\_{student2\_id}.pdf

