

# Computer Architecture

Phase1

Name	SEC	BN
Ahmed Mohamed Soliman	1	9
Hassan Osama	1	16
Hussein Youssef	1	17
Muhammed AbdulKariim	2	20

The instructions in our project are classified as below:

- ALU instructions
  - Two-op
    - Immediate instructions.
    - Non-immediate instructions.
  - Not Two-op
- Not ALU instructions
  - 1<sup>st</sup> Block.98
  - 2<sup>nd</sup> Block, Memory access.
  - 3<sup>rd</sup> Block, Jumps.

## ALU

### Two-op

#### Immediate Instructions

ALU	2Operand	Immediate	Opcode	Shift		Immediate Value							Register <sub>src</sub> Index		
1	1	1	-	0	1	-	-	-	-	-	-	-	-	-	-

### Op-Codes

Instruction	Op-code
SHR R <sub>dst</sub> , Immediate	0
SHL R <sub>dst</sub> , Immediate	1

#### Non-Immediate Instructions

ALU	2Operand	Immediate	Opcode		Add/Sub	Don't Care Values				Register <sub>dst</sub> Index			Register <sub>src</sub> Index		
1	1	0	-	-	0	X	X	X	X	-	-	-	-	-	-

### Op-Codes

Instruction	Op-code
ADD $R_{src}, R_{dst}$	<b>00</b>
SUB $R_{src}, R_{dst}$	<b>01</b>
AND $R_{src}, R_{dst}$	<b>10</b>
OR $R_{src}, R_{dst}$	<b>11</b>

### Non-Two-op

ALU	2Operand	Don't Care	Opcode			Don't Care Values						Register <sub>dst</sub> Index		
1	0	X	-	-	-	X	X	X	X	X	X	-	-	-

### Op-codes

Instruction	Op-code
Not $R_{dst}$	<b>000</b>
INC $R_{dst}$	<b>001</b>
DEC $R_{dst}$	<b>010</b>
PUSH $R_{dst}$	<b>011</b>
POP $R_{dst}$	<b>100</b>
CALL $R_{dst}$	<b>101</b>
RET	<b>110</b>
RTI	<b>111</b>

---

The remaining instructions are classified as Not ALU instructions. These instructions are distributed to 3 different blocks.

## Not ALU

### 1<sup>st</sup> Block

ALU	Block		Opcode		Don't Care					Register <sub>dst</sub> Index			Register <sub>src</sub> Index		
0	0	0	-	-	X	X	X	X	X	-	-	-	-	-	-

### Op-Codes

Instruction	Op-code
NOP	00
MOV R <sub>src</sub> , R <sub>dst</sub>	01
CLRC	10
SETC	11

### 2<sup>nd</sup> Block – Memory Access

ALU	Block		Opcode			Don't care				Register <sub>dst</sub> Index			Register <sub>src</sub> Index		
0	0	1	-	-	-	X	X	X	X	-	-	-	-	-	-

- Note: This is a dynamic IR, as these sections varies from the instruction to the other. Ex: in LDM instruction, the section of R<sub>src</sub> will be merged with the immediate value section. Another example, in LDD instruction, there will not be immediate value section. And so on.

### Op-Codes

Instruction	Op-code
IN R <sub>dst</sub>	000
OUT R <sub>dst</sub>	001
LDM R <sub>dst</sub> , Immediate	010
LDD R <sub>src</sub> , R <sub>dst</sub>	011
STD R <sub>src</sub> , R <sub>dst</sub>	100

### 3<sup>rd</sup> Block – Jumps

ALU	Block		Opcode		Don't care values								Register <sub>dst</sub> Index		
0	1	0	-	-	X	X	X	X	X	X	X	X	-	-	-

#### Op-Codes

Instruction	Op-code
JZ R <sub>dst</sub>	00
JN R <sub>dst</sub>	01
JC R <sub>dst</sub>	10
JMP R <sub>dst</sub>	11

### Control Signals

Label	Bits	Label	Bits
ALU Op-Code	3	SP	32
Op1	16	2-op	1
Op2	16	1OR2	1
PC	32	MEM-OR-ALU	1
POP	1	PUSH	1
MEM <sub>wr</sub>	1	MEM <sub>rd</sub>	1
Address	16	R <sub>dst</sub> idx	3
R <sub>src</sub> idx	3	IMM	1
WB	1	EN-SP	1

## Stall & Flush

### Stall:

FD = the buffer between Fetch and Decode.

DE = the buffer between Decode and Execute

- **Load/Pop Use**            1 stall

Stall = [(ALU AND not (RET AND RTI AND POP)) AND (

((DE1.rd AND DE1.Rdst == FD1.Rdst)) OR (2Op1 AND ((DE1.rd AND DE1.Rdst == FD1.Rsrc)))    OR

((DE2.rd AND DE2.Rdst == FD1.Rdst)) OR (2Op1 AND ((DE2.rd AND DE2.Rdst == FD1.Rsrc)))    OR

((DE1.rd AND DE1.Rdst == FD2.Rdst)) OR (2Op2 AND ((DE1.rd AND DE1.Rdst == FD2.Rsrc)))    OR

((DE2.rd AND DE2.Rdst == FD2.Rdst)) OR (2Op2 AND ((DE2.rd AND DE2.Rdst == FD2.Rsrc)))    OR

(FD1.Rdst == FD2.Rdst OR (2Op2 AND FD1.Rdst == FD2.Rsrc))                            OR

(2Op2 AND FD1.rd AND DE2.Rsrc == FD1.Rdst)]]

**OR** [((MOV OR LDD OR STD) AND (FD1.Rdst == FD2.Rsrc))                            OR

((MOV OR LDD OR STD) AND (DE1.rd AND DE1.Rdst == FD2.Rsrc))                            OR

(STD OR OUT OR any JMP) AND (FD1.Rdst == FD1.Rdst)                            OR

(STD OR OUT OR any JMP) AND (DE1.rd AND DE1.Rdst == FD2.Rdst)]]

- Disable IR & PC (to keep the instruction)
- Reset FD1 or FD2/DE1 or DE2.

## Flush

Taken = (Branch-Taken OR JMP OR CALL OR CALL OR RET OR RTI).

When to flush?

If Taken then:


- If we are in the first channel, then we should clear IR of the first and second channel and rise the No-Op bit for the instructions in the previous stage and for the current instruction in the second channel should be flushed.
- But if we are in the second stage, same as previous will be done except the part of flushing the instruction of the second channel.

## Data Forwarding

- Rdst from EM when: [DE.Rdst == EM.Rdst AND not(MOV | LDM)]
- Rsrc from EM when: [DE.Rsrc == EM.Rdst AND 2-op]


Same for MW.

## Diagrams Control Unit






Fetch



Execute



## Write Back

MUX states:

EN1	EN2	OUT
0	0	SP
0	1	Data1
1	0	Data2
1	1	ERROR

