
n_idx0_i
RTL_ADD
n_idx_i
RTL_MUX
c_idx_reg[3:0]
RTL_REG_ASYNC
n_idx_i__2
RTL_MUX
c_data_reg[23:0]
RTL_REG_ASYNC
n_data_i
RTL_MUX
c_sel_reg[2:0]
RTL_REG_ASYNC
n_sel_i
RTL_MUX
n_idx_i__0
RTL_MUX
n_idx_i__1
RTL_MUX
U_SENDER_CHAR_MUX
sender_char_mux
n_state0_i
RTL_EQ
n_state_i__0
RTL_MUX
n_state_i__1
RTL_MUX
n_state_i
RTL_MUX
c_state_reg
RTL_REG_ASYNC
o_tx_push0_i
RTL_EQ
o_tx_push_i
RTL_AND
o_tx_push_data[7]_OBUF_inst
OBUF
i_clk
i_rst
i_send_data[23:0]
i_tx_full
i_send_go
i_send_sel[2:0]
o_tx_push_data[7:0]
o_tx_push
o_send_busy