

# Weekly\_MT\_20250618

- ASAGI : Summary of Shirotori-san's lecture @RIKEN etc...
- E80-TC : Observed the raw singals
- E80-CDC : Plan?
- ToDo

# ASAGI

- ASAGI lecture by Shirotori-san on June 13, 2025
  - Code for ASAGI was uploaded to the FPGA on HUL board.
  - Parameters (the number of capacitors and resistors on ASAGI) were configured.
  - ASAGI's response to test pulse was observed with using a function generator.
  - ASAGI was connected to the E15-TC, and signals were observed (cosmic and X-ray from  $^{55}\text{Fe}$ ).
  - More details are provided at back-up part or

[https://drive.google.com/file/d/1FRdHSae8a26mlZH8iAuMz0keBVNoAiUb/view?usp=drive\\_link](https://drive.google.com/file/d/1FRdHSae8a26mlZH8iAuMz0keBVNoAiUb/view?usp=drive_link).

# ASAGI

CSA: Charge Sensitive Amplifier  
PZC: Pole Zero Cancelletion  
SHA: Shaping amplifier


- Purpose
  - Prepare for the upcoming 16ch version of ASAGI
- What I will do
  - Decide the best parameters by a criteria below;
    - Suppress the tail of the signal (It's better to set “CSA:PZC” to “2:1”?)
    - Suppress analog signal saturation after SHA
    - Operate at the lowest possible HV and Vth without compromising detection efficiency
  - Understand ASAGI’s response characteristics by changing parameters and input charge with function generator

# ASAGI

- Status of E15-TC

- The current on potential and guard wires is higher than usual for some reason.
  - remade Low-Pass-Filter (GND became stronger) → but not solved...
- No progress on ASAGI x E15-TC

test2pot	10.00 uA	2700.0 V	0.00 uA	2699.5 V	On		30 V/s	70 V/s	0.1
test2gua	10.00 uA	1454.0 V	0.00 uA	1453.8 V	On		20 V/s	70 V/s	0.1
test1pot	10.00 uA	2700.0 V	0.46 uA	2699.0 V	On		30 V/s	70 V/s	0.1
test1gua	10.00 uA	1454.0 V	0.08 uA	1454.3 V	On	right after turning on	20 V/s	70 V/s	0.1
test2pot	10.00 uA	2700.0 V	0.00 uA	2699.5 V	On		30 V/s	70 V/s	0.1
test2gua	10.00 uA	1454.0 V	0.00 uA	1453.8 V	On		20 V/s	70 V/s	0.1
test1pot	10.00 uA	2700.0 V	0.64 uA	2699.0 V	On		30 V/s	70 V/s	0.1
test1gua	10.00 uA	1454.0 V	0.12 uA	1454.3 V	On	7 minutes later	20 V/s	70 V/s	0.1






# ASAGI

- ASAGI's response to test pulse
  - plan → do from this week

帯域を下げる見てみよ。

# E80-TC

2025.06.17時点



reflected wave


? pulse height

→ Can we explain them by taking attenuation into account?

# E80-TC

HV of potential tripped because low pass circuit has an issue...

There was no problem until yesterday...



# E80-CDC

- Plan
  - July 1~3
    - start to flow Ar-C2H6 and prepare HV moduals
    - construct the HV monitoring system
  - July 11~
    - HV conditioning
  - ???
    - Once we gain confidence in E80-TC, let's observe the raw signals and pre-amp output in E80-CDC as well.

# ToDo

- HYP2025 abstract : E80-CDS, ~ June 30
  - share the first ver. to the local members by this weekend
- JPS application : J-PARC E80 progress status (検出器セッション), ~ July 3
  - share the first ver. to the local members by this weekend
- Summary of the gas study
  - share the first ver. to the local members by this weekend
- (RIKEN Discovery Evening : Poster, July 4
  - )

# **Back up**

# ASAGI lecture with Shirotori-san

(June 12-13, 2025)


# Participants

- K. Shirotori (RCNP, SPADI-A)
- S. Hanai, R. Tsutiya (for SR-PPAC / CNS, HIMAC)
- T. Isobe (for many purposes, RIKEN, RIBF)
- F. Sakuma, T. Hashimoto, Y. Kimura (for CDC / RIKEN, J-PARC)

@ RIBF room 308, RIEKN

# 1: Configuration of FPGA on HUL

ASAGI v1.5 is to be controlled by an FPGA.  
The FPGA on the HUL board can be used.  
We first need to program the FPGA for  
ASAGI, using tools such as Vivado(Xilinx).




## 2: Setting the parameters

<https://drive.google.com/drive/u/1/folders/1wUCWsQm0V-vIDd7yD64iHglibr8E1B7U>

### ASICのレジスタ設定について

\*32 chの各チャネルごとに設定可能

- ・アナログ出力: ある1 chのみを選択
- ・テスト信号: 各chに分配可能
- ・電荷増幅器(CSA)とpole-zero回路(PZC)
  - ・抵抗(250 kΩ): 1–4個 & 容量(250 fF): 1–8個の接続数
    - ・接続数の積は同じ(位相補償): CSA: R × C = PZC: R × C
- ・波形整形器(SHP)
  - ・抵抗(15 kΩ): 1–4個 & 容量(250 fF): 1–8個の接続数
- ・閾値(V<sub>th</sub>)
  - ・±1.65 Vを10 bit刻み(3.3 mV/bit)
    - ・0–3.3 Vに1.65 Vのオフセット
- ・出力極性
  - ・正負を選択可能



# 2: Setting the parameters

	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W
53																							
54																							
55																							
56																							
57																							
58																							
59																							
60																							
61																							
62																							
63																							
64																							
65																							
66																							
67																							
68																							
69																							
70																							
71																							
72																							
73																							
74																							
75																							
76																							
77																							
78																							
79																							
80																							
81																							
82																							
83																							
84																							
85																							
86																							
87																							
88																							
89																							
90																							
91																							
92																							
93																							
94																							
95																							
96																							
97																							
98																							

Rewrite the values inside the red line.

\* In this case, now we can see the analog signal of ch12 only.

But it depends on the settings of the macro program.


## 2: Setting the parameters

The screenshot shows a Microsoft Excel spreadsheet titled "Allch\_ch5\_A-out\_202407". The table contains memory dump data with columns A through Q. The data consists of 16-bit memory addresses (e.g., 0x7E, 0x80) and their corresponding values (e.g., 0x4F, 0x08). The first few rows are as follows:

	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q
72	0xFE																
73	0x08																
74	0x20																
75	0x4F																
76	0xFE																
77	0x08																
78	0x20																
79	0x4F																
80	0xFE																
81	0x08																
82	0x20																
83	0x4F																
84	0xFE																
85	0x08																
86	0x20																
87	0x4F																
88	0xFE																
89	0x08																
90	0x20																
91	0x77																
92	0x7E																
93	0x80																
94	0x53																
95	0x4F																
96	0xFE																
97	0x08																
98	0x20																
99	0x4F																
100	0xFE																
101	0x08																
102	0x20																
103	0x4F																
104	0xFE																
105	0x08																
106	0x20																



Save this sheet as a ".prc" file.

### 3: Make and execute



# 4: Test pulse from a function generator




\* Set to AC mode in oscillo when seeing the analog output, because ...



# 4: Test pulse from a function generator (w/o injector)

If you want to see the signals **after** this without injector, set like the pictures.

In this case, we can check the ASD operation easily,  
but the injected charge is fixed.



Jumper pin is needed.




Amplitude should be setted to 1.2V.

# 4: Test pulse from a function generator (w/o injector)

If you want to see the signals **before** this without injector, set like the pictures.

In this case, the injected charge is fixed too.

And we need to use a probe to see the signals.



Amplitude should be setted to 1.2V.

# 5: Test pulse from a function generator (w/ injector)

With the injector, we can control the input signal charge as desired, by just changing the square wave amplitude. ( $1 \text{ pC} < Q_{\text{in}} < 3 \text{ pC}$ ,  $C = 1 \text{ pF}$  (const))

for example,

sarturation





# 5: ASAGI x E15-TC

Sorry for no signal photo...

But we successfully observed the signals of cosmic-rays and X-rays from 55Fe.

Noiseis should be reduced more and more to study the detection efficiency and so on.



Back up

ASAGI with 白鳥伊  
① RIKEN  
2025. 06. 13 ~ 14

Yuto  
Kikumura

ASAGI v1.5

Vivado 2024.2.1

ALSTOR.

① Open hardware manager  
auto connect

mt 2569 L128 v118

close target

② HUL 電源切,2  
モード入力

③ SITPC utility

任意のIP address  
に接続される。

EEP ROM は RJ45 で接続する。

→ デフォルトじゃたら

設定値を読み込む。

④ ping 2" 確認

L 書き込み終了。

HUL (PPT - 2)  
(2023.05.20)

git repository?

Colibri λ 23.7.12

make

Asagi - Controller - Main

→ src

ライセンスは MIT-LICENSE

## ⑤ function Generator

→  $\text{オ}=\text{ノ}\rightarrow \text{ゼ}$  確認 言認

→ ASAGI test In

→ out

→  $\text{オ}=\text{ノ}$

## ⑥ function Generator

→ Injector

→ out →  $\text{オ}=\text{ノ}$

Saturation PL 見た。  
CPL+7 7A 位で書き換えた。

CPL+7 7A 位で書き換えた。  
位替を見た。

— 風ごはん —

## ⑦ 午前中の復習

Discuss

・光コネクタを小さくできない。

・アダプターハードウェア  
光ケーブル端子

長い場合。

※SPDI用光通信ハーネス

・5VのACアダプタ

2A, 1A など

(HVL-SCT ボードの電源用)

◦ IP address

◦ 熱をちゃんと逃げる  
構造 急務

◦ T2T 10bit  
Offset のせり方に合わせる。

◦ J12 レベルは?

→ いい状態で 2mV 以下

→ (P) × -A の説明

⑧ + も - もなんでも可。

通常 - は Input.

+ は GND.

◦ CSA と PZC が ETC を

2 にぎわう

◦ T-A を大きめにする

飽和は Dynamic Range は

依存する

( ( (  $V_{th} = -6.5 \text{ mV}$  ) ) )

⑨ 自分の param file  
書き換える。SCP で  
車送。→ 重ねて。

Input 電荷

$$1 \text{ pC} \sim 3 \text{ pC}$$

この辺の線形性確認  
TCL (宿題)

Injector の 容量 (F / pF)

$$\begin{aligned} Q &= CV = 1 \text{ pF} \times 1 \text{ V} \\ &= 1 \text{ pC} \end{aligned}$$

⑩ LVDS → NIM  
で Discr 後の  
Digital Signal

1 ランプ 1 ビット  
10110 が 1 の見込み

⑪ Injector の 容量 (F / pF)  
(3 pC)

## ⑫ 注意点。

- TDC と 3 つは  
Leading trailing
- 奇数 ch と 偶数 ch
- 遅いほう

( Do pol を反転にしない。 )

↑ これで、まわり込みを防ぐ  
とおさえ子ため。

What to do?

⇒ 入力の電荷を見ても →  
TDC チャンバーの Gain が  
かぶる

⇒ Pulse Generator で

任意の波形 作る?

⇒ 電荷は同じで 波形が

違う場合は

ASAGI で どう違うか  
見えづら

④ 最適ないわく - AZ

決める。



まだこれで先が、