Chapter 7: Main Memory

Various ways of organizing memory h/w
Memory management techniques
Detailed description of the Intel CPU memory management

Contents


- Background
- Swapping
- Contiguous Memory Allocation
- Segmentation
- Paging
- Structure of the Page Table
- Example: The Intel 32 and 64-bit Architectures
- Example: ARM Architecture

7.1 Background


- Program must be brought (from disk) into memory and placed wi thin a process for it to be run
- Main memory and registers are only storage CPU can access directly
- Memory unit only sees a stream of addresses + read requests, or address + data and write requests
- Register access in one CPU clock (or less)
- Main memory can take many cycles, causing a stall
- Cache sits between main memory and CPU registers
- Protection of memory required to ensure correct operation

Base and Limit Registers

- A pair of base and limit registers define the logical address space
- CPU must check every mem ory access generated in user mode to be sure it is betwee n base and limit for that user




Hardware Address Protection



Address Binding

- Address binding of instructions and data to memory addresses can happ en at three different stages
 - Compile time: If memory location k nown a priori, absolute code can be generated; must recompile code if st arting location changes
 - Load time: Must generate relocatable code if memory location is not known at compile time
 - Execution time: Binding delayed unt il run time if the process can be moved during its execution from one me mory segment to another
 - Need hardware support for address m aps (e.g., base and limit registers)




Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate physical address space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and I oad-time address-binding schemes; logical (virtual) and physical a ddresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generate d by a program

Memory-Management Unit (MMU)

- Hardware device that at run time maps virtua I to physical address
- Many methods possible, covered in the rest of this chapter
- To start, consider simple scheme where the v alue in the relocation register is added to ev ery address generated by a user process at t he time it is sent to memory
 - Base register now called **relocation register**
 - MS-DOS on Intel 80x86 used 4 relocation registers
- The user program deals with *logical* addresse s; it never sees the real *physical* addresses
 - Execution-time binding occurs when reference is made to location in memory
 - Logical address bound to physical addresses




Dynamic Linking and Shared Library

- Static linking system libraries and program code combined by the loader int o the binary program image
- Dynamic linking –linking postponed until execution time
- Small piece of code, stub, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system checks if routine is in processes' memory address
 - If not in address space, add to address space
- Dynamic linking is particularly useful for libraries
- System also known as shared libraries
- Consider applicability to patching system libraries
 - Versioning may be needed

7.2 Swapping

- A process can be swapped temporar ily out of memory to a backing store , and then brought back into memor y for continued execution
 - Total physical memory space of proces ses can exceed physical memory
- Backing store fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images
- Major part of swap time is transfer ti me; total transfer time is directly pro portional to the amount of memory swapped



Context Switch Time including Swapping

- If next processes to be put on CPU is not in memory, need to swap out a process and swap in target process
 - Context switch time can then be very high
- 100MB process swapping to hard disk with transfer rate of 50MB/s ec
 - Swap out time of 2000 ms
 - Plus swap in of same sized process
 - Total context switch swapping component time of 4000ms (4 seconds)
- Can reduce if reduce size of memory swapped by knowing how much memory really being used
 - System calls to inform OS of memory use via request_memory() and releas e_memory()

Swapping (Cont.)

- Does the swapped out process need to swap back in to same phy sical addresses?
 - Depends on address binding method
- Other constraints as well on swapping
 - Pending I/O can't swap out as I/O would occur to wrong process
 - Or always transfer I/O to kernel space, then to I/O device
 - Known as double buffering, adds overhead
- Modified versions of swapping are found on many systems (i.e., U NIX, Linux, and Windows)
 - Swapping normally disabled
 - Started if more than threshold amount of memory allocated
 - Disabled again once memory demand reduced below threshold

Swapping on Mobile Systems


- Not typically supported
 - Flash memory based
 - Small amount of space
 - Limited number of write cycles
 - Poor throughput between flash memory and CPU on mobile platform
- Instead use other methods to free memory if low
 - iOS asks apps to voluntarily relinquish allocated memory
 - · Read-only data thrown out and reloaded from flash if needed
 - Failure to free can result in termination
 - Android terminates apps if low free memory, but first writes application state to flash for fast restart
 - Both OSes support paging as discussed below

7.3 Contiguous Allocation

- Main memory must support both OS and user processes
- Limited resource, must allocate efficiently
- Contiguous allocation is one early method
- Main memory usually into two partitions:
 - Resident operating system, usually held in low memory with interrup t vector
 - User processes then held in high memory
 - Each process contained in single contiguous section of memory


Contiguous Allocation (Cont.)

- Relocation registers used to protect user processes from each other, and from changing operating-system code and data
 - Base register contains value of s mallest physical address
 - Limit register contains range of lo gical addresses – each logical ad dress must be less than the limit register
 - MMU maps logical address dynamically
 - Can then allow actions such as k ernel code being transient and k ernel changing size



Multiple-partition allocation

- Multiple-partition allocation
 - Degree of multiprogramming limited by number of partitions
 - Variable-partition sizes for efficiency (sized to a given process' needs)
 - Hole block of available memory; holes of various size are scattered throughout memory
 - When a process arrives, it is allocated memory from a hole large enough to accommodate it
 - Process exiting frees its partition, adjacent free partitions combined
 - Operating system maintains information about a) allocated partitions b) free partitions(hole)



Dynamic Storage-Allocation Problem

How to satisfy a request of size *n* from a list of free holes?

- First-fit: Allocate the first hole that is big enough
- Best-fit: Allocate the smallest hole that is big enough; must search entire list, unless ordered by size
 - Produces the smallest leftover hole
- Worst-fit: Allocate the largest hole; must also search entire list
 - Produces the largest leftover hole
- First-fit and best-fit better than worst-fit in terms of speed an d storage utilization

Fragmentation


- External Fragmentation total memory space exists to satisf
 y a request, but it is not contiguous
- Internal Fragmentation allocated memory may be slightly I arger than requested memory; this size difference is memory internal to a partition, but not being used
- First fit analysis reveals that given N blocks allocated, 0.5 N blocks lost to fragmentation
 - 1/3 may be unusable -> 50-percent rule

Fragmentation (Cont.)


- Reduce external fragmentation by compaction
 - Shuffle memory contents to place all free memory together in one I arge block
 - Compaction is possible only if relocation is dynamic, and is done at execution time
 - I/O problem
 - Latch job in memory while it is involved in I/O
 - Do I/O only into OS buffers
- Now consider that backing store has same fragmentation problems

7.4 Segmentation

- Memory-management sche me that supports user view of memory
- A program is a collection of segments. A segment is a lo gical unit such as:
 - main program / procedure / f unction / method / object / lo cal variables, global variables / common block / stack / symb ol table / arrays



Logical View of Segmentation



Segmentation Architecture

- program
 0 seg 0
 seg 1
 논리주소 <2, 320>
 seg 2
 320
- Segment table maps two-dimensional physical addresses; each table entry has:
 - base contains the starting physical address where the segments reside in memory
 - limit specifies the length of the segment
- Segment-table base register (STBR) points to the segment table's location in memory
- Segment-table length register (STLR) indicates number of segments used by a program;

segment number s is legal if s < STLR

Segmentation Architecture (Cont.)

_	\Box	6	+~	~ +	i	^
•	Ρ	Γ	ιe	ct	IO	[]

With each entry in segment table associate:

- validation bit = $0 \Rightarrow$ illegal segment
- read/write/execute privileges


	Start addr	limit	valid	rwx
1	1234	300	1	r-x
5	678	800	1	rw-
			0	

Seg

n

- Protection bits associated with segments; code sharing occurs at segment level
- Since segments vary in length, memory allocation is a dynamic c storage-allocation problem
- A segmentation example is shown in the following diagram


Segmentation Hardware



7.5 Paging

- Divide physical memory into fixed-sized blocks called frames
 - Size is power of 2, between 512 bytes and 16 Mbytes
- Divide logical memory into blocks of same size called pages
- Keep track of all free frames
- To run a program of size N pages, need to find N free frames and load program
- Process is allocated physical memory whenever the latter is available; p hysical address space of a process can be noncontiguous;
 - Avoids external fragmentation
 - Avoids problem of varying sized memory chunks
- Set up a page table to translate logical to physical addresses
- Backing store likewise split into pages
- Still have Internal fragmentation

Paging Model of Logical and Physical Memory




Address Translation Scheme

Address generated by CPU is divided into:


page number	page offset	
p	d	
m -n	n	

- Page number (p) used as an index into a page table which contains base address of each page in physical memory
- Page offset (a) combined with base address to define the physical memory address that is sent to the memory unit
- For given logical address space 2^m and page size 2ⁿ

Paging Hardware



Paging Example




n=2 and m=4 32-byte memory and 4-byte pages

Paging (Cont.)

- Calculating internal fragmentation
 - Page size = 2,048 bytes
 - Process size = 72,766 bytes
 - 35 pages + 1,086 bytes
 - Internal fragmentation of 2,048 1,086 = 962 bytes
 - Worst case fragmentation = 1 frame 1 byte
 - On average fragmentation = 1 / 2 frame size
 - So small frame sizes desirable?
 - But each page table entry takes memory to track
 - Page sizes growing over time
 - Solaris supports two page sizes 8 KB and 4 MB
- Process view and physical memory now very different
- By implementation process can only access its own memory

Free Frames



Implementation of Page Table

- Page table is kept in main memory
- Page-table base register (PTBR) points to the page table
- Page-table length register (PTLR) indicates size of the page table
- In this scheme every data/instruction access requires two me mory accesses; one for the page table and one for the data / instruction
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called associative memory or translation look-aside buffers (TLBs)

Implementation of Page Table (Cont.)


Associative memory – parallel search

Page #	Frame #

- Address translation (p, d)
 - TLBs typically small (64 to 1,024 entries)
 - If p is in associative register, get frame # out – TLB hit
 - Otherwise get frame # from page table in memory – TLB miss

- On a TLB miss, value is loaded into the TLB for faster access next time
 - Replacement policies must be consider ed
 - Some entries can be wired down for permanent fast access
- Some TLBs store address-space iden tifiers (ASIDs) in each TLB entry – u niquely identifies each process to pr ovide address-space protection for t hat process
 - Otherwise need to flush at every context switch

Paging Hardware With TLB



Effective Access Time

- Associative Lookup = ε time unit
 - Can be < 10% of memory access time
- Hit ratio = α
 - Hit ratio percentage of times that a page number is found in the associative registers; ratio related to number of associative registers
- Effective Access Time (EAT)


EAT =
$$(1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$$

= $2 + \varepsilon - \alpha$

- Consider α = 80%, ϵ = 20ns for TLB search, 100ns for memory access
 - EAT = $0.80 \times 100 + 0.20 \times 200 = 120$ ns
- Consider more realistic hit ratio -> α = 99%, ϵ = 20ns for TLB search, 1 00ns for memory access
 - EAT = $0.99 \times 100 + 0.01 \times 200 = 101$ ns

Memory Protection

- Memory protection implemented by associating protection bit with each f rame to indicate if read-only or read -write access is allowed
 - Can also add more bits to indicate pag e execute-only, and so on
- Valid-invalid bit attached to each entry in the page table:
 - "valid" indicates that the associated pa ge is in the process' logical address sp ace, and is thus a legal page
 - "invalid" indicates that the page is not in the process' logical address space
 - Or use page-table length register (PT LR)
- Any violations result in a trap to the kernel




Shared Pages

Shared code

- One copy of read-only (reentrant) c ode shared among processes (i.e., te xt editors, compilers, window system s)
- Similar to multiple threads sharing the same process space
- Also useful for interprocess communication if sharing of read-write pages is allowed

Private code and data

- Each process keeps a separate copy of the code and data
- The pages for the private code and data can appear anywhere in the log ical address space




7.6 Structure of the Page Table

- Memory structures for paging can get huge using straight-forward methods
 - Consider a 32-bit logical address space as on modern computers
 - Page size of 4 KB (2¹²)
 - Page table would have 1 million entries (2³² / 2¹²)
 - If each entry is 4 bytes -> 4 MB of physical address space / memory for p age table alone
 - That amount of memory used to cost a lot
 - Don't want to allocate that contiguously in main memory
- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables

Hierarchical Page Tables

- A simple technique is a two-l evel page table
 - Break up the logical address s pace into multiple page tables
 - We then page the page table



Two-level page table


Two-Level Paging Example

- A logical address (on 32-bit machine with 1K page size) is divided into:
 - a page number consisting of 22 bits
 - a page offset consisting of 10 bits
- Since the page table is paged, the page number is further divided into:
 - a 12-bit page number
 - a 10-bit page offset
- Thus, a logical address is as follows:

page nu	mber	page offset	
p_1	p_2	d	
12	10	10	


- where p_1 is an index into the outer page table, and p_2 is the displacement with hin the page of the inner page table
- Known as forward-mapped page table

Address-Translation Scheme



64-bit Logical Address Space

- Even two-level paging scheme not sufficient
- If page size is 4 KB (2¹²)
 - Then page table has 2⁵² entries
 - If two level scheme, inner page tables could be 2¹⁰ 4-byte entries
 - Address would look like outer page inner page page offset



- Outer page table has 2⁴² entries or 2⁴⁴ bytes
- One solution is to add a 2nd outer page table
- But in the following example the 2^{hd} outer page table is still 2^{34} bytes in size
 - And possibly 4 memory access to get to one physical memory location


Three-level Paging Scheme

outer page	inner page	offset
p_1	p_2	d
42	10	12

2nd outer page	outer page	inner page	offset
p_1	p_2	p_3	d
32	10	10	12


Hashed Page Tables

- Common in address spaces > 32 bits
- The virtual page number is hashed into a page table
 - This page table contains a chain of elements has hing to the same location
- Each element contains (1) the virtual page number (2) the value of the mapped page fram e (3) a pointer to the next element
- Virtual page numbers are compared in this chain searching for a match
 - If a match is found, the corresponding physical fr ame is extracted
- Variation for 64-bit addresses is clustered page tables
 - Similar to hashed but each entry refers to several pages (such as 16) rather than 1
 - Especially useful for **sparse** address spaces (wher e memory references are non-contiguous and sc attered)



Inverted Page Table

- Rather than each process having a page table and keeping track of all possible lo gical pages, track all physical pages
- One entry for each real page of memory
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page
- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs
- Use hash table to limit the search to one
 — or at most a few page-table entries
- But how to implement shared memory?



7.7 Example: The Intel 32 and 64-bit Arc hitectures


- Dominant industry chips
- Pentium CPUs are 32-bit and called IA-32 architecture

Current Intel CPUs are 64-bit and called IA-64 architecture

Many variations in the chips, cover the main ideas here

Example: The Intel IA-32 Architecture

Supports both segmentation and segmentation with paging




- IA-32 segmentation
 - Each segment can be 4 GB
 - Up to 16 K segments per process
 - Divided into two partitions
 - First partition of up to 8 K segments are private to process (kept in local descripto r table (LDT))
 - Second partition of up to 8K segments shared among all processes (kept in global descriptor table (GDT))

Example: The Intel IA-32 Architecture (Cont.)


- CPU generates logical addres s of <selector, offset>
 - Selector given to segmentation nunit

S	8	p
13	1	2




Example: The Intel IA-32 Architecture (Cont.)

IA-32 paging




- Linear address given to paging unit which generates physical address in main memory
- Pages sizes can be 4 KB or 4 MB




Intel IA-32 Page Address Extensions

- 32-bit address limits led Intel to create **page address extension** (PAE), a llowing 32-bit apps access to more than 4GB of memory space
 - Paging went to a 3-level scheme
 - Top two bits refer to a page directory pointer table
 - Page-directory and page-table entries moved to 64-bits in size
 - Net effect is increasing address space to 36 bits 64GB of physical memory



Intel x86-64

- Current generation Intel x86 architecture
- 64 bits is ginormous (> 16 exabytes)
- In practice only implement 48 bit addressing
 - Page sizes of 4 KB, 2 MB, 1 GB
 - Four levels of paging hierarchy
- Can also use PAE so virtual addresses are 48 bits and physical addresses are 52 bits



Example: ARM Architecture

- Dominant mobile platform chip (Apple iOS and Google Android devices for example)
- Modern, energy efficient, 32-bit CPU
- 4 KB and 16 KB pages
- 1 MB and 16 MB pages (termed sections)
- One-level paging for sections, two-level for smaller pages
- Two levels of TLBs
 - Outer level has two micro TLBs (one d ata, one instruction)
 - Inner is single main TLB
 - First inner is checked, on miss outers a re checked, and on miss page table wa lk performed by CPU

