Combinational-Circuit Building Blocks

Chapter 6



Chapter Objectives

000

- Commonly used combinational sub-circuits
- Multiplexers, which can be used for selection of signals and for implementation of general logic functions
- Circuits used for encoding, decoding, and code conversion purposes



000

Contents



- 1. Multiplexers
- 2. Decoders
- 3. Encoders
- 4. Code Converters
- 5. Arithmetic Comparison Circuits




MULTIPLEXERS






Multiplexer Circuit





MUX - Multiplexer



DEMUX - Demultiplexer




Multiplexer Circuits



s x_1 x_2	$f(s, x_1, x_2)$	- - () ()
0 0 0	0	$f = s'x_1x_2' + s'x_1x_2 + sx_1'x_2 + sx_1x_2$
$egin{array}{c c c} 0 & 0 & 1 \\ 0 & 1 & 0 \\ \end{array}$	0 1 (1)	$= s'x_1(x_2' + x_2) + sx_2(x_1' + x_1)$
0 1 1	1 (2)	$= s'x_1 + sx_2$
$\begin{bmatrix} 1 & 0 & 0 \\ 1 & 0 & 1 \end{bmatrix}$	0 1 (3)	r ————
1 1 0	0	
1 1 1	1 (4)	Δ \supset f

Truth Table



SOP Circuit






2-to-1 Multiplexer



$$f = s'w_0 + sw_1$$

$$f = \begin{cases} w_0 & s = 0 \\ w_1 & s = 1 \end{cases}$$



S	f
0 1	w_0 w_1

(a) Graphical symbol

(b) Truth table


Figure 6.1 A 2-to-1 multiplexer



00

4-to-1 Multiplexer





S_1	s_0	f	
0	0	w_0	$s_1's_0'w_0$
0	1	w_1	$s_1's_0w_1$
1	0	w_2	$S_1S_0'W_2$
1	1	W_3	$S_1S_0W_3$

(a) Graphic symbol

(b) Truth table

Sum of Products

$$f = s_1' s_0' w_0 + s_1' s_0 w_1 + s_1 s_0' w_2 + s_1 s_0 w_3$$

Figure 6.2 A 4-to-1 multiplexer






4-to-1 Multiplexer



Sum of Products



(c) Circuit Figure 6.2 A 4-to-1 multiplexer



Using 2-to-1 MUX to build a 4-to-1 MUX

S_0	f
0	w_0
1	w_1
a) Tru	th table

(a) Truth table of 2-to-1 MUX

$s_1 s_0$		f
0	0	w_0
0	1	w_1
1	0	W_2
1	1	w_3

(b) Truth table of 4-to-1 MUX

$$f = s_0' w_0 + s_0 w_1$$

$$f = s'_1 s'_0 w_0 + s'_1 s_0 w_1 + s_1 s'_0 w_2 + s_1 s_0 w_3$$

$$= s'_1 (s'_0 w_0 + s_0 w_1) + s_1 (s'_0 w_2 + s_0 w_3)$$

$$W_0 = s'_0 w_0 + s_0 w_1 \quad W_1 = s'_0 w_2 + s_0 w_3$$

$$= s'_1 W_0 + s_1 W_1$$



Using 2-to-1 MUX to build a 4-to-1 MUX




Figure 6.3 Using 2-to-1 multiplexers to build a 4-to-1 multiplexer





Figure 6.4 A 16-to-1 multiplexer

Example 6.1



(a) A 2x2 crossbar switch






Figure 6.5 A practical application of multiplexers



Example 6.1 x_1 y_1 S x_2 y_2 x_1 y_1 y_1 $\boldsymbol{x_2}$ x_2 y_2 y_2 (b) Implementation using multiplexers Figure 6.5 A practical application of multiplexers

Implementing programmable switches in an FPGA






×: disconnected switch

×: connected switch


Figure 4.19. Implementation in an FPGA.



Implementing programmable switches in an FPGA



$w_1 w_2$	f
0 0	0
0 1	1 $w_1'w_2$
1 0	1 w_1w_2'
1 1	0



Sum-of-products implementation



S_1 S_2	f	s_2
0 0 0 1 1 0 1 1	$w_0 \\ w_1 \\ w_2 \\ w_3$	S_1 W_0 W_1 W_2 W_3
$w_1 w_2$	f	w_2
$\begin{array}{c c} w_1 w_2 \\ \hline 0 & 0 \end{array}$	<u>f</u>	w_2 w_1
	f	w_2 w_1 0 1
0 0	f	w_2 w_1 0 1 1 1 1 1

(a) Implementation using a 4-to-1 multiplexer

w_1	W_2	f
0	0	0
0	1	1
1	0	1
1	1	0

$$f(w_1, w_2) = w_1'w_2 + w_1w_2'$$

<i>w</i> ₁	W_2	f
0	0	f(0,0)=0
0	1	f(0,1) = 1
1	0	f(1,0)=1
1	1	f(1,1)=0

$$w_1$$
 f
 0 $f(0, w_2) = w_2$
 1 $f(1, w_2) = w'_2$






Figure 6.7 Synthesis of a logic function using multiplexers

O Implementation of the three-input majority function O

Using a 4-to-1 multiplexer

$w_1 w_2 w_3$	f	$f(w_1, w_2, w_3) + w_1 w_1$			
$egin{array}{cccc} 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & \end{array}$	0 0	1 ** 1 **		W_2	1 _
$egin{array}{cccccccccccccccccccccccccccccccccccc$		$w'_1 w_2 w_3$ $w_1 w'_2 w_3$ $w_1 w_2 w'_3$ $w_1 w_2 w_3$	0 0 1 1		$f(0,0, w_3) = 0$ $f(0,1, w_3) = w_3$ $f(1,0, w_3) = w_3$ $f(1,1, w_3) = 1$

(a) Modified truth table



O Implementation of the three-input majority function O

Using a 4-to-1 multiplexer


_					_
w_1 w_2 w_3	<u>f</u>	w_1	W_2	f	
$egin{array}{cccc} 0 & 0 & 0 & 0 \ 0 & 0 & 1 & 0 \ 0 & 1 & 1 & 1 \ \end{array}$		0 0 1 1	0 1 0 1	0 w ₃ w ₃	
$egin{array}{cccccccccccccccccccccccccccccccccccc$	0 1 1	1	1	1	
1 1 1		0	0	1 0	1 1
		0 1	W_3	w_3'	1

(a) Modified truth table




Implementation of the three-input majority function

Using a 4-to-1 multiplexer



w_1	w_2	f
0	0	0
0	1	W_3
1	0	W_3
1	1	1





Three-input XOR implemented with 2-to-1 MUXS

(a) Modified Truth table







Figure 6.7 Synthesis of a logic function using multiplexers

Three-input XOR implemented with 2-to-1 MUXS



(b) Circuit



Three-input XOR function implemented with a 4-to-1 MUX

w_1	W_2	W_3	f	_
0	0	0	0	147
0	0	1	1	$\} w_3$
0	1	0	1	$\left.\right\} w_3'$
0	1	1	0	J W3
1	0	0	1	$\left.\right\} w_{3}^{\prime}$
1	0	1	0) "3
1	1	0	0	$\left.\right\} w_3$
1	1	1	1) "3
	,	,		

w_1	W_2	f
0	0	$f(0,0,w_3) = w_3$ $f(0,1,w_3) = w_3'$ $f(1,0,w_3) = w_3'$ $f(1,1,w_3) = w_3$
0	1	$f(0,1,w_3) = w_3'$
1	0	$f(1,0,w_3) = w_3'$
1	1	$f(1,1,w_3) = w_3$


(a) Truth table



Three-input XOR function implemented with a 4-to-1 MUX

w_1	W_2	f
0	0	$f(0,0,w_3) = w_3$
0	1	$f(0,1,w_3) = w_3'$
1	0	$f(1,0,w_3) = w_3'$
1	1	$f(1,0,w_3) = w_3'$ $f(1,1,w_3) = w_3$

(a) Truth table



(b) Circuit



00

The three-input majority function implemented using a 2-to-1 multiplexer



$$f(w_1, w_2, w_3) = \sum (3, 5, 6, 7)$$

$$= w_1' w_2 w_3 + w_1 w_2' w_3 + w_1 w_2 w_3 + w_1 w_2 w_3$$

$$f(w_1, w_2, w_3) = w_1' (w_2 w_3) + w_1 (w_2' w_3 + w_2 w_3' + w_2 w_3)$$

$$= w_2' w_3 + w_2 w_3' + w_2 w_3$$

$$= w_2' w_3 + w_2 (w_3' + w_3)$$

$$= w_2 + w_2' w_3$$


$$= (w_2 + w_2') (w_2 + w_3)$$

w_1	w_2	w_3	f			
0	0	0	0	w_1	f	
0	0	1	0		WaWa	$f(0, w_2, w_3)$
0	1	0	0	1		$f(1, w_2, w_3)$
0	1	1	1	1	w2 w3) (1, W ₂ , W ₃)
1	0	0	0			
1	0	1	1			
1	1	0	1			
1	1	1	1			
	!					

(b) Truth table


 $f(w_1, w_2, w_3) = w_1'(w_2w_3) + w_1(w_2 + w_3)$ $f(0, w_2, w_3) = w_2w_3$ $f(1, w_2, w_3) = w_2 + w_3$

 $= w_2 + w_3$



O Shannon's Expansion Theorem O O

$$f(w_1, w_2, \dots, w_n) = w_1' f(0, w_2, \dots, w_n) + w_1 f(1, w_2, \dots, w_n)$$



 $f(0, w_2, \dots, w_n) = f_{w'_1}$ Cofactor of f with respect to w'_1



O Shannon's Expansion Theorem O O

$$f(w_1,w_2,\cdots,w_n) = w_1' f_{w_1'} + w_1 f_{w_1} \quad \text{Using 2-to-1 MUX}$$

$$\text{Using 4-to-1 MUX} = w_1' w_2' f_{w_1'w_2'} + w_1' w_2 f_{w_1'w_2} + w_1 w_2' f_{w_1w_2'} + w_1 w_2 f_{w_1w_2}$$

$$f(0,w_2,\cdots,w_n) = f_{w_1'} \quad 0$$

$$f(1,w_2,\cdots,w_n) = f_{w_1} \quad 1$$

$$f(0,0,\cdots,w_n) = f_{w_1'w_2'} \quad 0$$

$$f(0,1,\cdots,w_n) = f_{w_1'w_2} \quad 0$$

$$f(1,0,\cdots,w_n) = f_{w_1w_2'} \quad 1$$

$$f(1,0,\cdots,w_n) = f_{w_1w_2'} \quad 1$$

$$f(1,1,\cdots,w_n) = f_{w_1w_2} \quad 1$$

The circuits synthesized in Example 6.60

$$f(w_1, w_2, w_3) = w_1'w_3' + w_1w_2 + w_1w_3$$

$$f = w_1'f_{w_1'} + w_1f_{w_1}$$

$$= w_1'(w_3') + w_1(w_2 + w_3)$$

$$f(0, w_2, w_3)$$

$$f(1, w_2, w_3)$$

$$w_3$$

(a) Using a 2-to-1 multiplexer

$$f = w'_1 w'_2 f_{w'_1 w'_2} + w'_1 w_2 f_{w'_1 w_2} + w_1 w'_2 f_{w_1 w'_2} + w_1 w_2 f_{w_1 w_2}$$

$$f = w'_1 w'_2 (w'_3) + w'_1 w_2 (w'_3) + w_1 w'_2 (w_3) + w_1 w_2 (1)$$

$$f(0,0,w_3) \qquad f(0,1,w_3) \qquad f(1,0,w_3) \qquad f(1,1,w_3) w_3$$

The circuit synthesized in Example 6.7

Three input majority function

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$$

$$f = w'_1 f_{w'_1} + w_1 f_{w_1}$$

= $w'_1 (w_2 w_3) + w_1 (w_2 + w_3 + w_2 w_3)$
= $w'_1 (w_2 w_3) + w_1 (w_2 + w_3)$

$$g(w_2, w_3) = w_2w_3 h(w_2, w_3) = w_2 + w_3$$

$$g = w_2'g_{w_2'} + w_2g_{w_2}$$


$$= w_2'g(0, w_3) + w_2g(1, w_3)$$

$$= w_2'(0) + w_2(w_3)$$

$$h = w_2'h_{w_2'} + w_2h_{w_2}$$

$$= w_2'h(0, w_3) + w_2h(1, w_3)$$


$$= w_2'(w_3) + w_2(1)$$





O O Circuits synthesized in Example 6.8 O O

$$f(w_1, w_2, w_3, w_4) = w_2'w_3 + w_1'w_2w_3' + w_2w_3'w_4 + w_1w_2'w_4'$$



Because it stores a truth table, a 3-LUT can realize any logic function of 3 variables.

Circuits synthesized in Example 6.8

$$f(w_1, w_2, w_3, w_4) = w_2'w_3 + w_1'w_2w_3' + w_2w_3'w_4 + w_1w_2'w_4'$$

$$f = w_2' f_{w_2'} + w_2 f_{w_2}$$

= $w_2' (w_3 + w_1 w_4') + w_2 (w_1' w_3' + w_3' w_4)$

$$f_{w'_2} = w_3 + w_1 w'_4 = (w_1 + w_3)(w_3 + w'_4) \qquad x + yz = (x + y)(x + z)$$

$$f_{w_2} = w'_1 w'_3 + w'_3 w_4 \qquad f'_{w'_2} = f_{w_2}$$

$$x + yz = (x + y)(x + z)$$

 $f'_{w'_2} = f_{w_2}$

$$f'_{w'_2} = ((w_1 + w_3)(w_3 + w'_4))'$$

$$= (w_1 + w_3)' + (w_3 + w'_4)'$$

$$= w'_1 w'_3 + w'_3 w_4 = f_{w_2}$$

$$f(w_1, w_2, w_3, w_4) = h(w_2, f_{w'_2}, f_{w_2}) = h(w_2, f_{w'_2}, 0)$$




O O Circuits synthesized in Example 6.8 O O

$$f(w_1, w_2, w_3, w_4) = w_2'w_3 + w_1'w_2w_3' + w_2w_3'w_4 + w_1w_2'w_4'$$

$$f_{w'_1} = w'_2 w_3 + w_2 w'_3$$

$$f_{w_1} = w'_2 w_3 + w_2 w'_3 w_4 + w'_2 w'_4$$



$$f_{w'_{2}} = w_{3} + w_{1}w'_{4} = (w_{1} + w_{3})(w_{3} + w'_{4})$$

$$f_{w_{2}} = w'_{1}w'_{3} + w'_{3}w_{4}$$

$$f'_{w'_{2}} = f_{w_{2}}$$

$$w_{2}$$

$$f = h\left(w_2, f_{w_2'}, 0\right)$$

(a) Using three 3-LUTs

$$w_1$$
 w_3
 w_4
 $f_{w_2'}$
 $f_{w_2'}$


DECODERS



00

Application of Decoder





CS: Chip Select


 \overline{OE} : Output Enable

CS: Active Low

CS: Active High



O An *n*-to-2ⁿ binary decoder








2-to-4 decoder



En	w_1	w_0	y_0	y_1	y_2	y_3
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0



(a) Truth table

(b) Graphical symbol

$$y_0 = (En)w'_1w'_0$$

$$y_1 = (En)w'_1w_0$$

$$y_2 = (En)w_1w'_0$$

$$y_3 = (En)w_1w_0$$






2-to-4 decoder



SOP Implementation







00

1-to-4 demultiplexer



SOP Implementation







3-to-8 decoder

En	w_1	w_0	y_0	y_1	y_2	<i>y</i> ₃
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	X	X	0	0	0	0

 $y_0 = (En)w_1'w_0'$ $y_1 = (En)w_1'w_0$ $y_2 = (En)w_1w_0'$ $y_3 = (En)w_1w_0$

(a) Truth table

En	W_2	w_1	w_0	y_0	y_1	y_2	y_3	y_4	y_5	y_6	<i>y</i> ₇	
1	0	0	0	1	0	0	0	0	0	0	0	$y_0 = (Enw_2')w_1'w_0'$
1	0	0	1	0	1	0	0	0	0	0	0	$y_1 = (Enw_2')w_1'w_0$
1	0	1	0	0	0	1	0	0	0	0	0	$y_2 = (Enw_2')w_1w_0'$
1	0	1	1	0	0	0	1	0	0	0	0	$y_3 = (Enw_2')w_1w_0$
1	1	0	0	0	0	0	0	1	0	0	0	$y_4 = (Enw_2)w_1'w_0'$
1	1	0	1	0	0	0	0	0	1	0	0	$y_5 = (Enw_2)w_1'w_0$
1	1	1	0	0	0	0	0	0	0	1	0	$y_6 = (Enw_2)w_1w_0'$
1	1	1	1	0	0	0	0	0	0	0	1	$\underline{y_7} = (Enw_2)w_1w_0$
0	×	×	×	0	0	0	0	0	0	0	0	

3-to-8 decoder







Figure 6.17. A 3-to-8 decoder using two 2-to-4 decoders.

00

4-to-16 decoder





00

4-to-1 multiplexer



$$f = s_1' s_0' w_0 + s_1' s_0 w_1 + s_1 s_0' w_2 + s_1 s_0 w_3$$




Figure 6.19. A 4-to-1 multiplexer built using a decoder.






Tri-state Buffer








Output f = x

Tri-state Buffer



Output *f*

$$f = \begin{cases} x & if \ con = 1 \\ Z & if \ con = 0 \end{cases}$$

Z: high impedance f = 0, 1, Z: tri-state





4-to-1 multiplexer



$$f = s_1' s_0' w_0 + s_1' s_0 w_1 + s_1 s_0' w_2 + s_1 s_0 w_3$$




Figure 6.20. A 4-to-1 multiplexer built using a decoder and tri-state buffers.



\circ \circ \circ m x *n* read-only memory (ROM) \circ




Figure 6.21. A $2^m \times n$ read-only memory (ROM) block.

O O O ENCODERS



\circ 2ⁿ-to-n binary encoder




Figure 6.22. A 2^n —to-n binary encoder.



4-to-2 binary encoder

0

W_3	W_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Truth table






Figure 6.23. A 4-to-2 binary encoder.



4-to-2 binary encoder









	W_3	w_2	w_1	w_0	y_1	y_0	Z
	0	0	0	0	d	d	0
(0010	0	0	0	1	0	0	1
$w_3 w_2 w_1 w_0 = 001 \times = \begin{cases} 0010 \\ 0011 \end{cases}$	0	0	1	X	0	1	1
$\begin{bmatrix} 0100 \\ 0101 \end{bmatrix}$	0	1	X	X	1	0	1
$w_3 w_2 w_1 w_0 = 01 \times \times = \begin{cases} 0101 \\ 0110 \\ 0111 \end{cases}$	1	X	X	X	1	1	1


Figure 6.24. Truth table for a 4-to-2 priority encoder.







$$y_0 = w_1 w_2' + w_3$$




$$z = w_0 + w_1 + w_2 + w_3$$





SOP Implementation






CODE CONVERTERS





00

Code Converter










 \boldsymbol{a}

(a) Code converter

(b) 7-segment display



LED (light emitting diode)

 \boldsymbol{a}



00

Code Converter


$W_3 W_2 W_1 W_0$	a b c d e f g		a l	
0 0 0 0	1 1 1 1 1 0	$\begin{bmatrix} f \\ g \end{bmatrix} \begin{bmatrix} b \\ c \end{bmatrix}$	$\begin{bmatrix} f & & b \\ & g & c \end{bmatrix}$	f g g
0 0 0 1	0 1 1 0 0 0 0	e C	e c	e c
0 0 1 0	1 1 0 1 1 0 1	d	d	d
0 0 1 1	1 1 1 1 0 0 1	a	a	a
0 1 0 0	0 1 1 0 0 1 1	f b	f b	f b
0 1 0 1	1 0 1 1 0 1 1	e g c	e g c	e^{g}
0 1 1 0	1 0 1 1 1 1 1	_	· <u> </u>	' —'
0 1 1 1	1 1 1 0 0 0 0	d	d	d
1 0 0 0	1 1 1 1 1 1 1	<u>a</u>	<u>a</u>	<u>a</u>
1 0 0 1	1 1 1 1 0 1 1	f b	f	f b
΄	J	e g c	e g c	$e \qquad \qquad g \qquad \qquad c$
address (data c) Truth table	d	d	d

Figure 6.25. A BCD-to-7-segment display code converter.

Code Converter




$W_3 W_2 W_1 W_0$	a b c d e f g	$f = \begin{bmatrix} a \\ b \end{bmatrix}$	a f
0 0 0 0	1 1 1 1 1 0	e^{g}	e g
0 0 0 1	0 1 1 0 0 0 0	d	d
0 0 1 0	1 1 0 1 1 0 1	a	a
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	f b	f
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	g	g
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	e c	e S
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	d	d
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	<u>a</u>	<u>a</u>
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	f	f
1 0 0 1	1 1 1 1 1 1 1	e^{g} c	e




(c) Truth table

Figure 6.25. A BCD-to-7-segment display code converter.

Implementation of "a"




Implementation of "b"



$$b = w_2' + w_3 + w_1 w_0 + w_1' w_0'$$




Implementation of "c"




 $c = w_0 + w_1' + w_2 + w_3$




Implementation of "d"








Implementation of "e"






Implementation of "f"





Implementation of "g"



$$g = w_3 + w_2 w_0 + w_2' w_1 + w_1 w_0'$$



Common Factors for Multiple Outputs

$$a = w_{3} + w_{1} + w_{2}w_{0} + w'_{2}w'_{0}$$

$$b = w_{3} + w'_{2} + w_{1}w_{0} + w'_{1}w'_{0}$$

$$c = w_{3} + w_{2} + w'_{1} + w_{0}$$

$$d = w_{3} + w'_{2}w_{1} + w_{1}w'_{0} + w'_{2}w'_{0} + w_{2}w'_{1}w_{0}$$

$$e = w_{1}w'_{0} + w'_{2}w'_{0}$$

$$f = w_{3} + w_{2}w_{0} + w'_{1}w'_{0} + w_{2}w'_{0}$$

$$g = w_{3} + w_{2}w_{0} + w'_{2}w_{1} + w_{1}w'_{0}$$



ARITHMETIC COMPARISON CIRCUITS



00

Example 5.10






Figure 5.43. A comparator circuit.

$$X = x_3 x_2 x_1 x_0$$
$$Y = y_3 y_2 y_1 y_0$$

$$X = x_3 x_2 x_1 x_0$$

$$-Y = y_3' y_2' y_1' y_0'$$

$$+1$$

$$c_4S = c_4s_3s_2s_1s_0$$

$$S = s_3 s_2 s_1 s_0$$

$$V = c_4 \oplus c_3$$

$$N = s_3$$

$$Z = (s_3 + s_2 + s_1 + s_0)'$$
$$= \begin{cases} 1 & \text{if } X - Y = 0 \\ 0 & \text{otherwise} \end{cases}$$



Example 5.10



$$Z = \begin{cases} 1 & if \ X = Y \\ 0 & if \ X \neq Y \end{cases}$$

$$N = \begin{cases} 1 & if \ X < Y \\ 0 & if \ X \ge Y \end{cases}$$

$$P = N'Z' = \begin{cases} 1 & if \ X > Y \\ 0 & if \ X \le Y \end{cases}$$



Four-bit Comparator



$$A = a_3 a_2 a_1 a_0$$
 $B = b_3 b_2 b_1 b_0$

$$B = b_3 b_2 b_1 b_0$$

Using Equivalence (X-NOR)

$$i_k = (a_k \oplus b_k)' \text{ for } k = 0, 1, 2, 3$$

$$AeqB = i_3 i_2 i_1 i_0$$

Conditions for *AgtB*

1) if
$$a_3 > b_3$$
, that is $a_3 = 1$, $b_3 = 0$

2) if
$$a_3 = b_3$$
, $a_2 > b_2$, that is $a_2 = 1$, $b_2 = 0$


3) if
$$a_3 = b_3$$
, $a_2 = b_2$, $a_1 > b_1$, that is $a_1 = 1$, $b_1 = 0$


4) if
$$a_3 = b_3$$
, $a_2 = b_2$, $a_1 = b_1$, $a_0 > b_0$, that is $a_0 = 1$, $b_0 = 0$

$$AgtB = a_3b_3' + i_3a_2b_2' + i_3i_2a_1b_1' + i_3i_2i_1a_0b_0'$$

$$AltB = (AeqB + AgtB)'$$







EXAMPLES OF SOLVED PROBLEMS




Example 6.25



Problem: Implement the function $f(w_1, w_2, w_3) = \sum m(0,1,3,4,6,7)$ by using a 3-to-8 binary decoder and an OR gate.

$$y_0 = (En)w_1'w_2'w_3' = (1)w_1'w_2'w_3' = m_0$$







Problem: Derive a circuit that implements an 8-to-3 binary encoder

w_7	W_6	w_5	w_4	w_3	W_2	w_1	w_0	y_2	y_1	y_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1
			y_2	=	w_4	+ w	′ ₅ +	w_6	+ ı	v_7
			y_1	=	w_2	+ w	₃ +	W_6	+ 1	N_7
			y_0	=	w_1	+ w	₃ +	w_5	+ 1	\mathcal{N}_7



Example 6.27



Problem: Implement the function by using a 4-to-1 multiplexer and as few other gates as possible. Assume that only the uncomplemented inputs w_1 , w_2 , w_3 , w_4 , and w_5 are available.

$$f(w_1, w_2, w_3, w_4, w_5) = w_1' w_2' w_4' w_5' + w_1 w_2 + w_1 w_3 + w_1 w_4 + w_3 w_4 w_5$$

Choose two variables to use 4-to-1 MUX and adopt the Shannon's expansion theorem.

$$f(w_1, w_2, w_3, w_4, w_5) = w_1' w_2' f_{w_1'w_2'} + w_1' w_2 f_{w_1'w_2} + w_1 w_2' f_{w_1w_2'} + w_1 w_2 f_{w_1w_2}$$

$$= w_1' w_2' (w_4'w_5') + w_1' w_2 (w_3w_4) + w_1 w_2' (w_3 + w_4 + w_3w_4w_5) + w_1 w_2 (1)$$

$$f(w_1, w_2, w_3, w_4, w_5) = w_1' w_4' f_{w_1'w_4'} + w_1' w_4 f_{w_1'w_4} + w_1 w_4' f_{w_1w_4'} + w_1 w_4 f_{w_1w_4}$$


$$= w_1' w_4' (w_2'w_5') + w_1' w_4 (w_3w_5) + w_1 w_4' (w_2 + w_3) + w_1 w_4 (1)$$

$$w_2' w_5' = (w_2 + w_5)' \quad \text{NOR}$$















Problem: In Chapter 4 we pointed out that the rows and columns of A Karnaugh map are labeled using Gray code. This is a code in which consecutive valuations differ in one variable only. Figure 6.52 depicts the conversion between three-bit binary and Gray codes. Design a circuit that can convert a binary code into Gray code according to the figure.







$\boldsymbol{b_2}$	b_1	$\boldsymbol{b_0}$	${m g}_2$	${m g}_1$	\boldsymbol{g}_{0}
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

Figure 6.52 Binary to Gray code conversion




 g_1

 g_0

Example 6.28





$$g_2 = b_2$$

0

0

$$g_1 = b_2'b_1 + b_2 b_1'$$
$$= b_2 \oplus b_1$$

$$g_0 = b_1' b_0 + b_1 b_0'$$

= $b_1 \oplus b_0$








$$g_2 = b_2$$

$$g_1 = b_2 \oplus b_1$$

$$g_1 = b_2 \oplus b_1 \qquad g_0 = b_1 \oplus b_0$$





Example 6.29



Problem: In section 6.1.2 we showed that any logic function can be decomposed using Shannon's expansion theorem. For a four-Variable function, $f(w_1, \dots, w_4)$, the expansion with respect to w_1 is $f(w_1, \dots, w_4) = w_1' f_{w_1'} + w_1 f_{w_1}$

A circuit that implements this expression is given Figure 6.53(a).

- a. If the decomposition yields $f_{w'_1} = 0$, then the multiplexer in the figure can be replaced by a single logic gate. Show this circuit.
- b. Repeat part (a) for the case where $f_{w_1} = 1$.








Figure 6.53 (a) Shannon's expansion of the function f







$$f(w_1, \dots, w_4) = w_1' f_{w_1'} + w_1 f_{w_1} \qquad if f_{w_1'} = 0$$
$$= w_1 f_{w_1}$$




Figure 6.53 (b) Solution for part a





$$f(w_1, \dots, w_4) = w_1' f_{w_1'} + w_1 f_{w_1} \qquad if f_{w_1} = 1$$

$$= w_1' f_{w_1'} + w_1 \qquad x + yz = (x + y)(x + z)$$

$$= (w_1 + w_1') \left(w_1 + f_{w_1'} \right)$$

$$= w_1 + f_{w_1'}$$




Figure 6.53 (c) Solution for part b







Problem: In several commercial FPGAs the logic blocks are 4-LUTs. What is the minimum number of 4-LUTs needed to construct a 4-to-1 multiplexer with select inputs s_1 and s_0 and data inputs w_3 , w_2 , w_1 , and w_0 ?

$s_1 s_0$)	f	$f = s_1' s_0' w_0 + s_1' s_0 w_1 -$	$+ s_1 s_0' w_2 + s_1 s_0 w_3$ 6 variables
0 0 0 1)	$w_0 \ w_1$	$g = s_1' s_0' w_0 + s_1' s_0 w_1$ $h = s_1 s_0' w_2 + s_1 s_0 w_3$	4 variables 4 variables
1 0 1 1)	w_2	11-02 1 -11-03	•
1 1		w_3	f = g + h	2 variables

(b) Truth table





$$f = s_1's_0'w_0 + s_1's_0w_1 + s_1s_0'w_2 + s_1s_0w_3$$
 6 variables


$$g = s_1' s_0' w_0 + s_1' s_0 w_1$$
 4

4 variables

$$h = s_1 s_0' w_2 + s_1 s_0 w_3$$
 4 variables

$$f = g + h$$

2 variables





$$k = s'_1 s'_0 w_0 + s'_1 s_0 w_1 + s_1 s_0$$
 4 variables

$$= s'_1 (s'_0 w_0 + s_0 w_1) + s_1 (s_0)$$

$$s'_1 k = s'_1 s'_1 s'_0 w_0 + s'_1 s'_1 s_0 w_1 + s'_1 s_1 s_0 = s'_1 s'_0 w_0 + s'_1 s_0 w_1$$

$$s_1 k = s_1 s'_1 s'_0 w_0 + s_1 s'_1 s_0 w_1 + s_1 s_1 s_0 = s_1 s_0$$

$$k' = (s'_1 s'_0 w_0 + s'_1 s_0 w_1 + s_1 s_0)'$$

$$= (s'_1 s'_0 w_0)' (s'_1 s_0 w_1)' (s_1 s_0)'$$

$$= (s_1 + s_0 + w'_0) (s_1 + s'_0 + w'_1) (s'_1 + s'_0)$$

$$s_1 k' = (s_1 + s_0 + w'_0) (s_1 + s'_0 + w'_1) (s_1 s'_1 + s_1 s'_0)$$

$$= (s_1 + s_0 + w'_0) (s_1 + s'_0 + w'_1) (s_1 s'_0)$$

$$= (s_1 s'_0 s_1 + s_1 s'_0 s_0 + s_1 s'_0 w'_0) (s_1 + s'_0 + w'_1)$$

$$= (s_1 s'_0 + s_1 s'_0 w'_0) (s_1 + s'_0 + w'_1)$$

$$= (s_1 s'_0 s_1 + s_1 s'_0 s'_0 + s_1 s'_0 w'_1) + (s_1 s'_0 w'_0 s_1 + s_1 s'_0 w'_0 s'_0 + s_1 s'_0 w'_0 w'_1)$$

$$= s_1 s'_0 + s_1 s'_0 w'_1 + s_1 s'_0 w'_0 + s_1 s'_0 w'_0 w'_1$$

$$= s_1 s'_0 + s_1 s'_0 w'_1 + s_1 s'_0 w'_0 + s_1 s'_0 w'_0 w'_1$$

$$= s_1 s'_0 + s_1 s'_0 w'_1 + s_1 s'_0 w'_0 + s_1 s'_0 w'_0 w'_1$$

$$= s_1 s'_0 + s_1 s'_0 w'_1 + s_1 s'_0 w'_0 + s_1 s'_0 w'_0 w'_1$$

$$= s_1 s'_0 + s_1 s'_0 w'_1 + s_1 s'_0 w'_0 + s_1 s'_0 w'_0 w'_1$$

$$= s_1 s'_0 + s_1 s'_0 w'_1 + s_1 s'_0 w'_0 + s_1 s'_0 w'_0 w'_1$$

Example 6.30



$$k = s_1' s_0' w_0 + s_1' s_0 w_1 + s_1 s_0$$

$$s_1' k = s_1' s_0' w_0 + s_1' s_0 w_1$$

$$s_1 k' = s_1 s_0'$$

$$s_1 k = s_1 s_0$$


4 variables

$$f = s_1's_0'w_0 + s_1's_0w_1 + s_1s_0'w_2 + s_1s_0w_3$$

= $s_1'k + s_1k'w_2 + s_1kw_3$

6 variables

4 variables





Example 6.31

00

Problem: In digital systems it is often necessary to have circuits that can shift the bits of a vector by one or more bit positions to the left or right. Design a circuit that can shift a four-bit vector $W = w_3w_2w_1w_0$ one bit position to the right when a control signal Shift is equal to 1. Let the outputs of the circuit be a four-bit vector $Y = y_3y_2y_1y_0$ and a signal k, such that if Shift = 1 then $y_3 = 0$, $y_2 = w_3$, $y_1 = w_2$, $y_0 = w_1$, $k = w_0$. If Shift = 0 then Y = W and k = 0







Shift = 0




Figure 6.55 A shifter circuit







Shift = 1




Figure 6.55 A shifter circuit



Example 6.32



Problem: The Shifter circuit in Example 6.31 shifts the bits of an input vector by one bit position to the right. It fills the vacated bit on the left side with 0. A more versatile shifter circuit may be able to shift by more bit positions at a time. If the bits that are shifted out are placed into the vacated positions on the left, then the circuit effectively rotates the bits of the input vector by a specified number of bit positions. Such a circuit is often called a barrel shifter. Design a four-bit barrel shifter that rotates the bits by 0, 1, 2, or 3 bit positions as determined by the valuation of two control signals s_1 and s_0 .







S_1	S_0	y_3	y_2	y_1	y_0
0	0	W_3	W_2	w_1	w_0
0	1	w_0	W_3	W_2	w_1
1	0	w_1	w_0	W_3	W_2
1	1	W_2	w_1	w_0	W_3

No shift

Shift by 1 to the right Shift by 2 to the right Shift by 3 to the right

(a) Truth table







$$s_1s_0=00$$




Figure 6.56 A barrel shifter circuit







$$s_1s_0=01$$




Figure 6.56 A barrel shifter circuit



Summary

- Multiplexers are used as the logic blocks in commercial FPGAs.
- All the logic function is synthesized by using the multiplexers.
- Multiplexer implementations of logic functions require that a given function be decomposed in terms of the variables that are used as the selected inputs based on the Shannon's expansion theorem.
- Decoder circuits are used to decode encoded information.

Summary

- Decoders can be used for address decoding and also for SOP implementation using minterms.
- Encoder encodes given information into a more compact form.
- As a kind of decoder, code converter circuit converts the BCD digit into seven signals that are used to drive the segments in the display.
- Comparator circuit compares the relative sizes of two binary numbers.