




Applications

- Brushed motor drive applications
- **BLDC** motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC inverters


Benefits

- Improved gate, avalanche and dynamic dV/dt ruggedness
- Fully characterized capacitance and avalanche SOA
- Enhanced body diode dV/dt and dI/dt capability
- Lead-free

HEXFET® Power MOSFET




V _{DSS}	40V
R _{DS(on)} typ.	$0.97 \mathrm{m}\Omega$
max.	1.2m Ω
I _D (Silicon Limited)	426A①
I _D (Package Limited)	195A



G	D	S
Gate	Drain	Source

Base Part Number	Package Type	Standard	Orderable Part Number	
		Form	Quantity	
IRFSL7430PbF	TO-262	Tube	50	IRFSL7430PbF
IRFS7430PbF	D2-Pak	Tube	50	IRFS7430PbF
		Tape and Reel Left	800	IRFS7430TRLPbF



V_{GS.} Gate -to -Source Voltage (V) Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature

Submit Datasheet Feedback



Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	426 ①	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	301①	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Wire Bond Limited)	195	A
I _{DM}	Pulsed Drain Current ②	1524	
P _D @T _C = 25°C	Maximum Power Dissipation	375	W
	Linear Derating Factor	2.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
T _J	Operating Junction and	-55 to + 175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds (1.6mm from case)	300	

Avalanche Characteristics

E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ③	760	mJ
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy	1452	
I _{AR}	Avalanche Current ②	See Fig. 15, 16, 22a, 22b	Α
E _{AB}	Repetitive Avalanche Energy ②		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
R _{eJC}	Junction-to-Case ®		0.40	°C/W
R _{eJA}	Junction-to-Ambient (PCB Mount, steady-state) ®		40	C/VV

Static @ T₁ = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.014		V/°C	Reference to 25°C, I _D = 1.0mA
П	Static Dynin to Source On Desigtance		0.97	1.2	mΩ	V _{GS} = 10V, I _D = 100A ③
$R_{DS(on)}$	Static Drain-to-Source On-Resistance		1.2			$V_{GS} = 6.0V, I_{D} = 50A$ §
V _{GS(th)}	Gate Threshold Voltage	2.2		3.9	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
I _{DSS}	Drain-to-Source Leakage Current			1.0	μΑ	$V_{DS} = 40V$, $V_{GS} = 0V$
				150		$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -20V$
R _G	Internal Gate Resistance		2.1		Ω	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- $R_G = 50\Omega$, $I_{AS} = 100A$, $V_{GS} = 10V$.
- $\textcircled{4} \ \ I_{SD} \leq 100 A, \ di/dt \leq 990 A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_{J} \leq 175^{\circ}C.$

- © Coss eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- O Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
- $\$ R_{θ} is measured at T_J approximately 90°C..
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994. http://www.irf.com/technical-info/appnotes/an-994.pdf



Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	150			S	$V_{DS} = 10V, I_{D} = 100A$
Q_g	Total Gate Charge		300	460	nC	$I_{D} = 100A$
Q_{gs}	Gate-to-Source Charge		77			V _{DS} =20V
Q_{qd}	Gate-to-Drain ("Miller") Charge		98			V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		202			$I_D = 100A$, $V_{DS} = 0V$, $V_{GS} = 10V$
t _{d(on)}	Turn-On Delay Time		32		ns	$V_{DD} = 20V$
t _r	Rise Time		105			$I_D = 30A$
t _{d(off)}	Turn-Off Delay Time		160			$R_G = 2.7\Omega$
t _f	Fall Time		100			V _{GS} = 10V ③
Ciss	Input Capacitance		14240		рF	$V_{GS} = 0V$
Coss	Output Capacitance		2130			$V_{DS} = 25V$
C_{rss}	Reverse Transfer Capacitance		1460			f = 1.0 MHz
Coss eff. (ER)	Effective Output Capacitance (Energy Related)		2605			$V_{GS} = 0V$, $V_{DS} = 0V$ to 32V \bigcirc
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)		2920			V _{GS} = 0V, V _{DS} = 0V to 32V ©

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current	_		426 ①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			1524	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage		0.86	1.2	V	$T_J = 25^{\circ}C$, $I_S = 100A$, $V_{GS} = 0V$ $\$$
dv/dt	Peak Diode Recovery ④		2.7		V/ns	$T_J = 175^{\circ}C$, $I_S = 100A$, $V_{DS} = 40V$
t _{rr}	Reverse Recovery Time		52		ns	$T_{J} = 25^{\circ}C$ $V_{R} = 34V$,
			52			$T_{\rm J} = 125^{\circ} {\rm C}$ $I_{\rm F} = 100 {\rm A}$
Q _{rr}	Reverse Recovery Charge		97		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			97			$T_J = 125^{\circ}C$
I _{RRM}	Reverse Recovery Current	_	2.3		Α	$T_J = 25^{\circ}C$






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical C_{OSS} Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Avalanche Current vs. Pulsewidth




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves , Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).

 t_{av} = Average time in avalanche.

 $D = Duty cycle in avalanche = t_{av} \cdot f$

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 14)

 $P_{D~(ave)}$ = 1/2 ($1.3 \cdot BV \cdot I_{av})$ = $\triangle T/~Z_{thJC}$
$$\begin{split} I_{av} &= 2 \triangle T / \left[1.3 \cdot BV \cdot Z_{th} \right] \\ E_{AS \; (AR)} &= P_{D \; (ave)} \cdot t_{av} \end{split}$$






Fig 17. Threshold Voltage vs. Temperature




Fig. 19 - Typical Recovery Current vs. dif/dt




Fig. 18 - Typical Recovery Current vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig. 21 - Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform



D²Pak (TO-263AB) Package Outline

Dimensions are shown in millimeters (inches)





S	DIMENSIONS				Ŋ
M B	MILLIM	ETERS	INC	HES	N O T E S
O L	MIN.	MAX,	MIN.	MAX.	E S
Α	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
b	0.51	0.99	.020	.039	
ь1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
ь3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	_	.270	_	4
E	9,65	10,67	.380	.420	3,4
E1	6.22	_	.245	_	4
е	2.54	BSC	.100	BSC	
Н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	-	1.68	-	,066	4
L2	_	1.78	_	.070	
L3	0.25	BSC	.010	BSC	1

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

MOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

LEAD ASSIGNMENTS

DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE) 2. 4.- CATHODE

3.- ANODE

HEXFET

IGBTs, CoPACK

1.- GATE

2, 4.- DRAIN

1.- GATE
2, 4.- COLLECTOR
3.- EMITTER

D²Pak (TO-263AB) Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH


LOT CODE 8024

ASSEMBLED ON WW 02, 2000

IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead — Free"






Note: For the most current drawing please refer to IR website at http://www.irf.com/package/




TO-262 Package Outline

Dimensions are shown in millimeters (inches)



S Y M		Ŋ			
B	MILLIM	ETERS	INC	INCHES T	
L	MIN.	MAX.	MIN.	MAX.	S
Α	4,06	4,83	,160	.190	
A1	2.03	3,02	.080	,119	
ь	0.51	0.99	,020	.039	
ь1	0.51	0.89	.020	.035	5
ь2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0,38	0,74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9,65	.330	.380	3
D1	6,86	-	.270	_	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	_	.245		4
e	2.54	BSC	.100	BSC	
L	13.46	14.10	.530	.555	
L1	-	1.65	-	.065	4
L2	3.56	3,71	.140	.146	



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE, THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. CONTROLLING DIMENSION: INCH.
- 7.- OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE

LEAD ASSIGNMENTS

IGBTs, CoPACK

- 1.- GATE
 2.- COLLECTOR
 3.- EMITTER
 4.- COLLECTOR

HEXFET

- 1.- GATE
- 1.- ANODE (TWO DIE) / OPEN (ONE DIE)
 2, 4.- CATHODE 2.- DRAIN 3.- SOURCE
- 4.- DRAIN

DIODES

TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L

LOT CODE 1789


ASSEMBLED ON WW 19, 1997

IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead - Free"



OR




Submit Datasheet Feedback

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

10



D²Pak (TO-263AB) Tape & Reel Information Dimensions are shown in millimeters (inches)



Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/

DIMENSION MEASURED @ HUB.
 INCLUDES FLANGE DISTORTION @ OUTER EDGE.

24.40 (.961)

(3)



Qualification information+

Qualification level		Industrial			
	(per JEDEC JES	(per JEDEC JESD47F ^{††} guidelines)			
Moisture Sensitivity Level	D2Pak	D2Pak MSL1			
		(per JEDEC J-STD-020D ^{††})			
	TO-262	TO-262 Not applicable			
RoHS compliant	Yes				

[†] Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/

Revision History

TICVISION THISTON	y .
Date	Comment
	● Updated E _{AS (L=1mH)} = 1452mJ on page 2
	• Updated note 9 "Limited by T _{Jmax} , starting T _J = 25°C, L = 1mH, R _G = 50Ω, I _{AS} = 54A, V _{GS} =10V". on page 2
	Updated package outline on page 9 & 10



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/

^{††} Applicable version of JEDEC standard at the time of product release.