

# EE4620L/EE6620L/CEG4324L/CEG6324L DIGITAL INTEGRATED CIRCUIT DESIGN LAB

Lab 3

By

Current, Logan

<u>UID: U01019510</u>

Email: Current.22@wright.edu

Submission date: 03/26/2024

"I have neither given nor received aid on this assignment, nor have I observed any violation of the Honor code"

Signature:

Date: 03/26/2024

#### **Table of Contents**

- 1. Aim/Objective (p.g. 3)
- 2. Booth Algorithm (p.g 3)
- 3. VHDL Code & tb 6x6 Booth (p.g. 4)
- 4. Simulation Waveform (8 Cases) (p.g. 10)
- 5. Area, Power, Timing & Post-synthesis Timing and Power (p.g. 11)
- **6.** Conclusion (p.g. 12)

### **List of Figures**

Booth Algorithm – 1 (2) images displaying the booth algorithm


Simulation Waveform – 1 image displaying all 8 cases for the lab

Area, Power, Timing & Post-synthesis Timing and Power -3 images, 2 show information that displays the area, power, and timing. The other image is the updated timing after the constraints.xdc is updated

### 1. AIM / OBJECTIVE:

The aim of this lab was to explore and design Booth multiplier circuit designs and to become familiar with the Vivado environment.

# 2. Booth Algorithm:



# 3. VHDL Code & tb 6x6 Booth: Booth:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std logic unsigned.all;
entity booth is
    port (operand a : in std logic vector (5 downto 0);
          operand b : in std logic vector (5 downto 0);
          rst
                   : in std logic;
                   : in std logic;
          c1k
                    : out std logic vector (11 downto 0));
end booth;
architecture rtl of booth is
    component RCA is
        generic(N:integer:=11);
        port( A,B: in std_logic_vector(N-1 downto 0);
        Ci: in std logic;
        Co: out std logic;
                S: out std logic vector(N-1 downto 0));
end component;
--Declare Signals
signal x, y, nx : std logic vector (5 downto 0);
signal y1, y2, y3 : std_logic_vector (2 downto 0);
signal x p1, x p2, x p3, p1, p2, p3 : std logic vector (10 downto 0);
signal Co1, Co2 : std_logic;
begin
    process(operand_a, operand_b)
    begin
        if(operand_a(5) = '1') then
            x <= operand b;
           y <= operand a;
```

```
elsif (operand_b(5) = '1') then
             x <= operand_a;</pre>
             y <= operand_b;</pre>
        else
             x <= operand_a;</pre>
             y <= operand_b;</pre>
        end if;
    end process;
    y1 <= y(1 downto 0) & '0';
    y2 \leftarrow y(3 \text{ downto } 1);
    y3 \leftarrow y(5 \text{ downto } 3);
    nx <= not(x) + 1;
--Declare Components
process(y1, y2, y3)
    begin
        case (y1) is
             when "000" => x p1 <= "00000000000";
             when "001" \Rightarrow x p1 <= "00000" & x;
             when "010" \Rightarrow x p1 <= "00000" & x;
             when "011" => x p1 <= "0000" & x & '0';
             when "100" => x p1 <= "1111" & nx & '0';
             when "101" => x p1 <= "11111" & nx;
             when "110" \Rightarrow x_p1 <= "11111" & nx;
             when "111" => x p1 <= "000000000000";
             when others => x p1 <= "00000000000";
        end case;
         case (y2) is
             when "000" => x_p2 <= "00000000000";
             when "001" \Rightarrow x_p2 <= "000" & x & "00";
             when "010" => x p2 <= "000" & x & "00";
             when "011" => x p2 <= "00" & x & "000";
             when "100" => x p2 <= "11" & nx & "000";
             when "101" => x p2 <= "111" & nx & "00";
             when "110" => x p2 <= "111" & nx & "00";
```

```
when "111" => x_p2 <= "000000000000";
            when others => x_p2 <= "00000000000";
        end case;
        case (y3) is
            when "000" => x_p3 <= "00000000000";
            when "001" => x_p3 <= "0" & x & "0000";
            when "010" => x_p3 <= "0" & x & "0000";
            when "011" \Rightarrow x_p3 <= x & "00000";
            when "100" => x_p3 <= nx & "00000";
            when "101" => x_p3 <= 10000";
            when "110" => x_p3 <= "1" & nx & "0000";
            when "111" => x_p3 <= "000000000000";
            when others => x_p3 <= "00000000000";
        end case;
    end process;
    p1 <= x_p1;
add1: rca generic map(N=>11) port map (A=> p1, B => x_p2, Ci => '0',
Co => Co1, s => p2);
add2: rca generic map(N=>11) port map (A=> p2, B => x_p3, Ci => '0',
Co => Co2, s => p3);
z <= p3(10) \& p3;
end;
```

### **TB**:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use std.env.stop;
entity tb booth is
    generic(tclk:time := 1 ns; -- clock speed
            WPD: time := 88 ns -- rate at which the input changes
            );
end tb_booth;
architecture Behavioral of tb_booth is
signal clk : std_logic;
signal rst : std_logic;
signal A : std_logic_vector (5 downto 0);
signal B : std_logic_vector (5 downto 0);
signal P : std logic vector (11 downto 0);
component booth is
  port (operand_a : in std_logic_vector (5 downto 0);
        operand b : in std logic vector (5 downto 0);
                 : in std_logic;
        rst
        clk
                 : in std logic;
                  : out std_logic_vector (11 downto 0));
        z
end component;
begin
clock:process
          begin
            clk <= '1'; wait for tclk / 2;</pre>
            clk <= '0'; wait for tclk / 2;</pre>
```


```
end process;
DUT: booth port map(clk=>clk,rst=>rst,operand a=>A,operand b=>B,z=>P);
test_vectors:process
                begin
                    A<="111110"; --(-2)
                    B<="000001"; --(1)
                    rst<='1';
                    wait for WPD;
                    rst<='0';
                    A<="010011"; --(19)
                    B<="000001"; --(1)
                    wait for WPD;
                    A<="010011"; --(19)
                    B<="001101"; --(13)
                    wait for WPD;
                    A<="010011"; --(19)
                    B<="110011"; --(-13)
                    wait for WPD;
                    A<="010011"; --(19)
                    B<="110101"; --(-11)
                    wait for WPD;
                    A<="010111"; --(23)
                    B<="000001"; --(1)
                    wait for WPD;
                    A<="010111"; --(23)
                    B<="001101"; --(13)
                    wait for WPD;
                    A<="010111"; --(23)
                    B<="110011"; --(-13)
                    wait for WPD;
```

```
A<="010111"; --(23)
B<="110101"; --(-11)
wait for WPD;


wait for WPD;
stop;
end process;

end Behavioral;</pre>
```


### 4. Simulation Waveform (8 cases):



### 5. Area, Power, Timing & Post-synthesis Timing and Power:



**Updated Constraints.xdc timing:** 



# 6. Conclusion:

This Lab I learned how to do booth multiplication, it's a pretty simple concept luckily.