

9, 10, 15

9: 1001
10: 1010
15: 1111

$n_3 = 1$
 $n_2 = 0$
 $n_1 = 0$
 $n_0 = 1$

AND1 = ~~1~~
AND2 = ~~1~~
AND3 = ~~1~~
AND4 = ~~1~~

Lab 2

45 nm tech

feature size $2\lambda = 50 \text{ nm}$ (1)

$0.025 \mu\text{m} = 25 \text{ nm} = 1\lambda$

$2\lambda = 50 \text{ nm}$



PDN - NMOS

$8\lambda = 200 \text{ nm}$

- 1) transistor level schematic } Hand written
- 2) stick diagram
- 3) Layout } Cadence
- 4) NO DRC Errors

~~(0.1625, -0.2)~~
~~(0.1625, -0.3)~~

INV





NAND 3

$$\lambda = 25\text{nm}$$

$$0.025\mu\text{m}$$

$$0.0625$$



$$5\frac{1}{2} \times 2 = 11$$

$$2 \times 3 = 6$$

$$7\frac{1}{2} \times 2 = 14$$

$$\hline 31\lambda$$