EEC 417/517 Embedded Systems Cleveland State University

Lab 7

SPI Mode, 7-Segment LED Displays, Shift Registers Lab07 Setup, Keypad Scanning, Finite Arithmetic Watchdog Timer

> Dan Simon Rick Rarick Spring 2018

Lab 7 Outline

- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer


PIC Serial Communications Master Synchronous Serial Port Module Serial Peripheral Interface (SPI) Mode

USART Module					
Asynch	nronous	Synchronous			
		Master	Slave		
MSSP Module					
	eral Interface PI)	Inter-Integrated Circuit (I2C)			
Master	Slave	Master	Slave		

SPI developed by Motorola

Serial Peripheral Interface (SPI)

Master-Slave Interconnection




- 1. Master supplies clock signal
- 2. Master initiates data transfer
- 3. Full duplex

Master Synchronous Serial Port (MSSP)

SPI Mode


- 1. SDO = SPI Data Output
- 2. SDI = SPI Data Input
- 3. SCK = SPI Clock
- 4. SS = SPI Slave Select
- When a data byte is written to the SSPBUF register, the 8 data bits are automatically sent from SDO (RC5) pin.
- When a data byte is received at SDI (RC4) pin, the byte is automatically written to the SSPBUF register.



Lab 7

SSPSTAT<SMP> = 0: Input data sampled at middle of data output time





SDO = SPI Data Output

SDI = SPI Data Input

SCK = SPI Clock

CKP = Clock Polarity > SSPCON

CKE = Clock Edge

SMP = Sample Bit

SSPSTAT

REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | • | | | | hit 0 |

bit 5 SSPEN: Synchronous Serial Port Enable bit

In SPI mode,

When enabled, these pins must be properly configured as input or output

1 = Enables serial port and configures SCK, SDO, SDI, and SS as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In I²C mode,

When enabled, these pins must be properly configured as input or output

- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

bit 4 CKP: Clock Polarity Select bit

In SPI mode

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I²C Slave mode:

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C Master mode:

Unused in this mode

bit 3-0 **SSPM3:SSPM0:** Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.

0110 = I²C Slave mode, 7-bit address

0111 = I²C Slave mode, 10-bit address

1000 = I²C Master mode, clock = Fosc / (4 * (SSPADD+1))

1011 = I²C Firmware Controlled Master mode (slave idle)

1110 = I²C Firmware Controlled Master mode, 7-bit address with START and STOP bit interrupts enabled

1111 = I²C Firmware Controlled Master mode, 10-bit address with START and STOP bit interrupts enabled

Data sheet p. 67

1001, 1010, 1100, 1101 = Reserved

Lab07_SPI:

SSP Mode

 $SSPCON = 0011\ 0000$

SPI Configuration

SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h) REGISTER 9-1:

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF

bit 7 bit 0

SMP: Sample bit bit 7

SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in slave mode.

In I²C Master or Slave mode:

- 1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)
- 0 = Slew rate control enabled for high speed mode (400 kHz)
- CKE: SPI Clock Edge Select (Figure 9-2, Figure 9-3 and Figure 9-4) bit 6

SPI mode:

For CKP = 0

- 1 = Data transmitted on rising edge of SCK
- 0 = Data transmitted on falling edge of SCK

For CKP = 1

- 1 = Data transmitted on falling edge of SCK Lab 7: CKP = 1, CKE = 0
- 0 = Data transmitted on rising edge of SCK

In I²C Master or Slave mode:

- 1 = Input levels conform to SMBus spec
- 0 = Input levels conform to I²C specs

Lab07_SPI:

SSPSTAT = 0000 0000

(default)

Lab 7 Outline


- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer

LED Displays and LCDs

1. LED = light emitting diode

- a) Simple interface
- b) Inexpensive

c)



2. LCD = liquid crystal display


- a) More complicated, extra cost.
- b) Built-in drivers convert ASCII code to display characters.
- c) Flexible




Your kit may have a Lumex or Avago 7-segment, 2-digit LED display


> LDD-A814RI LED display Lumex Inc.

HDSP-521E LED display Avago Inc.





7-Segment LEDs



How many different symbols are possible?

symbols =
$$C(7,0) + C(7,1) + C(7,2) + \dots + C(7,7)$$

= $\sum_{r=0}^{7} \frac{7!}{r!(7-r)!} = 2^{7} = 128$

7-Segment LED Symbol Table




128 symbols

Encoding 7-Segment Decimal Digits

Binary Code Bit	7	6	5	4	3	2	1	0
Segment	DP	G	F	Е	D	С	В	A
LED Pin (DIG.1)	4	17	18	1	2	3	15	16

Active low: set segment bit = 0 to turn on.

To turn on Segment A, set LED Pin-16 low.




Display Digit	Binary Code	Hex Code
0	1100 0000	0xC0
1	1111 1001	0xF9
2	1010 0100	0xA4
etc		

Lab 7 Outline

- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer


SPI Shift Register

- 1. The 74164 shift register converts serial input to parallel output (SIPO).
- 2. The PIC can be combined with a 74164 to convert a serial output to a parallel output.
- 3. This effectively expands the number of digital output pins on the PIC.




SPI Shift Register

- 1. The 74165 shift register converts parallel input to serial output (PISO).
- 2. The PIC can be combined with a 74165 to convert a parallel input to a serial input.
- 3. This effectively expands the number of digital input pins on the PIC.



SIPO Shift Register (SPI Slave)




Pin Names	Description
A, B	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
MR	Master Reset Input (Active Low)
$Q_0 - Q_7$	Outputs

Lab 7 Outline


- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer

lab07_SPI Logical Diagram



SIPO – Serial In, Parallel Out

SPI Master



lab07_SPI.asm

```
Init
   ; Set up interrupts. INTCON is in all banks
           INTCON, GIE ; Enable global interrupts
   bsf
          INTCON, PEIE ; Enable peripheral interrupts
   bsf
                 ; PIE1 is in Bank 1.
   banksel PIE1
   bsf
         PIE1, TMR2IE ; Enable the Timer2 interrupt
   ; Set up Timer2
   movlw D'229'; Set up the Timer2 Period register
   movwf PR2
                    ; PR2 is in Bank 1
   banksel T2CON ; T2CON is in Bank 0
   movlw B'00001101'; prescaler = 4, postscaler = 2
   movwf T2CON
   ; Set up SPI
   banksel SSPCON ; Set up SSP control register
   movlw B'00110000'; SPI eneable, SCK will idle high,
   movwf SSPCON ; SPI master mode, SCK = FOSC/4
   banksel SSPSTAT ; Set up SSP status register,
   movlw B'00000000'; SMP = 0, sample input in middle of bit.
   movfw SSPSTAT ; CKE = 0, transmit on rising edge.
   ; Set up PORTC for SPI
   banksel TRISC
         TRISC, 3 ; RC3/SDO, SPI data out
   bcf
   bcf
          TRISC, 5 ; RC5/SCK, synchronizing clock output
   : Intialize user variables
   banksel PORTC
                     ; Bank 0
   movlw D'8'
   movwf InterruptCount
   clrf TableIndex : TableIndex is in Bank 0
   return
```

lab07_SPI.asm


```
SegmentTable
   ; This lookup table contains the LED display input values for
   ; each of the LED segments.
   addwf PCL, F ; PCL = PCL + W + 1
   retlw B'11111110'; W = 0, A segment
   retlw B'11111101'; W = 1, B segment
   retlw B'11111011'; W = 2, C segment
   retlw B'11110111'; W = 3, D segment
   retlw B'11101111'; W = 4, E segment
   retlw B'110111111'; W = 5, F segment
   retlw B'10111111'; W = 6, G segment
   retlw B'011111111'; W = 7, DP segment
```

lab07_SPI.asm

```
Main
  call
        Init
                    ; Initialize everything
MainLoop
         Delay 500ms
   call
        TableIndex, W ; W = TableIndex
   movf
   call SegmentTable ; W now contains the index for the table.
                        ; Get the segment entry from the table and
                         : and return it in W.
                       ; SSPBUF = W
   movwf SSPBUF
   call Delay 500ms ; Wait for transmission
        TableIndex, F ; TableIndex = TableIndex + 1
   incf
        TableIndex, W ; W = TableIndex
   movf
   sublw D'8'
                      ; W = 8 - W. If W = 0, Z = 1, otherwise,
                        z = 0.
   btfss STATUS, Z ; Skip next if Z = 1 (TableIndex = 8)
        MainLoop ; If we reach this instruction, Z = 0
   goto
                        ; (TableIndex < 8), so get the
                         ; next table entry for the display.
   clrf
        TableIndex ; If Z = 1, reset TableIndex = 0
   goto
         MainLoop
```


Lab 7 Outline

- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer





Key Formula

- When Key 8 is pressed,
 Row 3 and Col 6 are connected.
- 2. Key = 3 * (Row 1) + (Col 4)= 3 * (3 - 1) + (6 - 4)= 8
- 3. Key = 3 * Row + Col 7




- 1. So, when a key is pressed, we need to determine the key's row and column.
- 2. How can we use the PIC to determine the row and column?
- Connect rows and columns to PORTD.
- 4. Clear TRISD<RD4:RD1> for outputs.
- 5. Set TRISD<RD7:RD5> for inputs.










+5V

R3 \$10kΩ


R2 \$10kΩ

R1 ≥10kΩ




- 2. For example, set RD3 = 0.
- 3. Note that this has no effect on the column values since no key is pressed.







- 1. Each time a row is set to 0, the PIC reads the three columns.
- 2. If Key 8 is pressed, then, when the cycle reaches RD3 = 0, it will force RD6 = 0.
- 3. So the PIC will detect that a key was pressed on Row 3 and Col 6.




- 1. However, there is a problem with the this circuit.
- 2. If Key 5 and Key 8 are pressed at the same time, then, when the cycle reaches RD2 = 0, there will be a direct short between RD2 = 0 and RD3 = 1.
- 3. This may damage the PIC and/or keypad.



- 1. In order to protect the circuit, current-limiting resistors are added in to the rows of the keypad.
- 2. If Key 5 and Key 8 are pressed at the same time, then, when the cycle reaches RD2 = 0, the voltage at RD6 will be **2.56** volts.
- 3. So the current flowing into RD2 will be 2.56/470 = 5.4 mA.





Keypad Scanning Pseudo-Code

Repeat indefinitely:

```
for i = 1 to 4
   set row(i) = 0, all other rows high.
   for j = 5 to 7
      if col(j) = 0, then we know the switch at
      row(i), col(j) is closed. So
      key = 3 * row(i) + col(j) - 7
      endif
   next i
next i
```

The assembly code for this nested for-loop is in lab07_keypad.asm


lab07_keypad.asm


```
MainLoop
   call KeyScan ; Scan the keypad to get pressed key
   movwf Kev ; Kev = W ( 0 \le \text{Kev} \le 12 ).
                      ; W = 0 means no key was pressed
   subwf OldKey, W ; W = OldKey - W (Don't change OldKey)
   btfsc STATUS, Z ; If Key = OldKey, Z = 1, so don't skip,
   goto MainLoop ; that is, return to MainLoop.
   call DisplayKey; Otherwise, Key! = OldKey, so display
                      ; Key.
          MainLoop
   goto
```

Lab 7 Outline

- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer


Keypad Pin Numbers





Grayhill 96AB2

Bottom View



Lab 7 Outline


- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer

Finite Arithmetic

- 1. Computers and calculators use **finite** number systems.
- 2. Only a finite range of numbers can be stored in registers of finite size.
- 3. A special set of rules must be used for finite arithmetic.
- 4. For 8-bit registers, only eight binary digits are stored.

5. Various meanings or interpretations can be assigned to these bits.

Finite Arithmetic



4-Bit Binary Representation of Integers

Interpretation: Unsigned Integers

Decimal Representation	Standard Binary Representation					
0	0000					
1	0001					
2	0010					
3	0011					
4	0100					
5	0101					
6	0110					
7	0111					
8	1000					
9	1001					
10	1010					
11	1011					
12	1100					
13	1101					
14	1110					
15	1111					

Interpretation: Signed Integers

Decimal	Two's Complement					
Representation	Representation					
7	0111					
6	0 110					
5	<mark>0</mark> 101					
4	<mark>0</mark> 100					
3	0011					
2	0010					
1	0001					
0	0000					
-1	1 111					
-2	1 110					
- 3	1 101					
- 4	1 100					
– 5	1 011					
– 6	1010					
-7	1001					
-8	1000					
-						

Positive Integers
MSB = 0

Negative Integers MSB = 1

- 1. The two's complement **representation** of a **positive** integer is the same as its unsigned representation.
- 2. The two's complement **representation** of a **negative** integer is determined by applying the two's complement **operation** to the absolute value or magnitude of the integer.

+ 5:	0101	
Complement all bits:	1010	t
Add 1:		
-5 :	1011	

two's complement operation

- 3. The two's complement **operation** is analogous to taking the negative of an integer.
- 4. Terminology: "Find (or take) the 2's complement of 5" means "Apply the 2's complement **operation** to 5"

Two's Complement Representation

Representation						
7	0111					
6	<mark>0</mark> 110					
5	<mark>0</mark> 101					
4	<mark>0</mark> 100					
3	0011					
2	0010					
1	0001					
0	0000					
- 1	1111					
- 2	1 110					
-3	1 101					
-4	1 100					
-5	1 011					
-6	1 010					
-7	1 001					
-8	1 000					

Applying the two's complement **operation** to a positive integer gives the **two's complement representation** of the negative of the integer.

+ 5: 0101

Complement all bits: 1010

Add 1: 1011


2's comp operation

2's comp of + 5 = -5

Two's Complement Representation

7	0111
6	0110
5	0101
4	0100
3	0011
2	0010
1	0001
0	0000
-1	1 111
- 2	1 110
-3	1 101
-4	1 100
– 5	1 011
-6	1 010
-7	1 001
-8	1 000

Applying the two's complement **operation** to a negative integer gives the two's complement **representation** of the **magnitude** of the negative integer.




2's comp of - 5 = +5

So applying the two's complement operation twice is algebraically the same as applying the negative twice: -(-5) = 5.

Two's Complement Representation

Representation					
7	0111				
6	<mark>0</mark> 110				
5	<mark>0</mark> 101	*			
4	<mark>0</mark> 100				
3	0011				
2	<mark>0</mark> 010				
1	0001				
0	0000				
-1	1 111				
– 2	1 110				
-3	1 101				
-4	1 100				
– 5	1 011	_			
-6	1 010				
-7	1 001				
-8	1 000				

The 2's complement of a number ("taking" the 2's complement) is not the same as the 2's complement representation of the number.




- a) 2's complement of -5 = 0101
- b) 2's complement representation of -5 = 1011

2's comp of - 5 = +5

8-bit Two's Complement Representation

Sign bit



<u>Video Tutorial: Understanding 2' Complement – Derek Molloy</u>

Example: In an 8-bit 2's complement system, what **decimal** integer does 0110 0011 represent?

- 1. It is a positive integer since the MSB = 0.
- 2. The remaining 7 bits give the magnitude: $0110 \ 0011 = +99$


Example: In an 8-bit 2's complement system, what **decimal** integer does 1110 0011 represent?

- 1. It is a negative integer since the MSB = 1.
- 2. Calculate the 2's complement to get the magnitude:

1110 0011 \rightarrow complement bits \rightarrow 0001 1100 \rightarrow add 1

- $\rightarrow 0001 \ 1101 \rightarrow 29 = \text{magnitude}$
- 3. $1110\ 0011 = -29$ (when interpreted as a 2's complement integer)

8-bit Addition



- 1. The carry bit is STATUS < C > = STATUS < 0 >.
- 2. Determines whether the 8-bit result of an addition operation is valid.

REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	PAV-X
IRP	RP1	RP0	TO	PD	Z	DC	(c)
bit 7		23			227	-	bit 0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)

bit 6-5 RP1:RP0: Register Bank Select bits (used for direct addressing)

11 = Bank 3 (180h - 1FFh) 10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

(for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

no digit borrow

0 = No carry-out from the 4th low order bit of the result

digit borrow

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred no borrow

0 = No carry-out from the Most Significant bit of the result occurred borrow

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high, or low order bit of the source register.

Data sheet p. 18

STATUS<C> tells you if the result of an arithmetic operation is valid.



STATUS<C>

1. Addition:

C = 1 (carry occurred, 8-bit result **not valid**)

C = 0 (carry did not occur, 8-bit result **valid**)

2. Subtraction:

C = 1 (borrow did not occur, 8-bit result valid)

C = 0 (borrow occurred, 8-bit result **not valid**)

3. Note the opposite interpretation of the carry bit for addition and subtraction.

Subtraction is defined as adding the negative of a number to another number.

$$7-2 = 7 + (-2) = 5$$

The PIC subtracts by adding the two's complement (the negative) of a number.

$$98 = 0110 \ 0010$$
 $-51 = -0011 \ 0011$ (But there is no "-" sign in binary, so take the 2's comp to get the negative of $51 = 0011 \ 0011$)

 $0011 \ 0011 \rightarrow 1100 \ 1100 + 1 = 1100 \ 1101 = 2$'s comp of $51 \ (=-51)$
 $98 = 0110 \ 0010$
 $-51 = +1100 \ 1101$ (2's comp)
 $47 \ 1 \ 0010 \ 1111$ (STATUS< C > = 1, 8-bit result is **valid**)

Note that for 8-bit numbers, the largest number we can subtract is 128.

The PIC subtracts by adding the two's complement:

$$51 = 0011 \ 0011$$
 $-98 = -0110 \ 0010$
 $51 = 0011 \ 0011$
 $-98 = +1001 \ 1110$ (2's comp)
 $-47 \ 0 \ 1101 \ 0001$ (STATUS = 0, 8-bit result is **not valid**)

But the result is valid if it is **INTERPRETED** as an 8-bit two's complement of the magnitude of -47.

$$51 = 0011 \ 0011$$
 $-98 = +1001 \ 1110$ (2's comp)
 $-47 \ 0 \ 1101 \ 0001$ (STATUS = 0, 8-bit result is **not valid**)

Interpret 1101 0001 as a 2's comp integer:

- 1. Since the MSB = 1, it is negative.
- 2. Calculate its 2's comp to get the magnitude:

1101
$$0001 + 1 = 1101 \ 0010 = 47 = magnitude$$

3. So, $1101\ 0001 = -47$ (when interpreted as a 2's complement integer)

$$51 = 0011 \ 0011$$

 $-98 = +1001 \ 1110$ (2's comp)
 $-47 \ 0 \ 1101 \ 0001$ (STATUS = 0, 8-bit result is **not valid**)

```
movlw .98 ; W = 98
sublw .57 ; W = L - W = 57 - 98 = -47 = 1101 0001
```

- Who interprets the $1101 \ 0001 = 209 \ as 47$?
- The programmer! Code must be provided.


subtraction
$$\rightarrow$$
 W = 1101 0001 \rightarrow code \rightarrow -47

Lab 7 Outline

- 1. Master Synchronous Serial Port SPI Mode
- 2. 7-Segment LED Display
- 3. Shift Registers
- 4. lab07_SPI Setup
- 5. Keypad Scanning
- 6. lab07_keypad Setup
- 7. Finite Arithmetic
- 8. Watchdog Timer

- 1. Many embedded systems can't be manually rebooted if something goes wrong (such as getting trapped in an infinite loop).
- 2. Examples: Vending machines, spacecraft.
- 3. The Clementine spacecraft mission failed because of the lack of a watchdog timer. (See www.ganssle.com/watchdogs.pdf for an interesting article about the mission)
- 4. The WDT resets the PIC when it reaches some value (a few milliseconds).
- 5. The WDT reset is prevented with a CLRWDT instruction. The CLRWDT instruction should be placed in the main loop of the code. If the code gets stuck in an infinite loop, the WDT will reset the chip.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



OPTION_REG REGISTER (ADDRESS 81h, 181h) REGISTER 2-2:

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
	bit 7							bit 0
bit 7	RBPU: PO	ORTB Pull-up	Enable bit					
		B pull-ups ar B pull-ups ar		oy individual	port latch valu	es		
bit 6	INTEDG:	Interrupt Edg	e Select bit					
		ipt on rising e ipt on falling	-					
bit 5	TOCS: TM	R0 Clock So	urce Select	bit				
		tion on RA4/						
12.4		al instruction	•					
bit 4		R0 Source E	•					
		nent on high- nent on low-t						
bit 3	PSA: Pres	scaler Assign	ment bit					
		aler is assign						
		aler is assign			e			
bit 2-0	PS2:PS0:	Prescaler Ra	ate Select b	oits				
	Bit Value	TMR0 Rate	WDT Rate	е				
	000	1:2	1:1					
	001 010	1:4 1:8	1:2 1:4					
	011	1:16	1:8					
	100 101	1:32	1 : 16 1 : 32					
	101	1:64	1.32					

TABLE 15-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Symbol	Characteristic	Min	Typ†	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2		1	μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	8-8	1024 Tosc		V <u>o</u> (t)	Tosc = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	:—a		2.1	μ s	
35	TBOR	Brown-out Reset pulse width	100	i .		μs	VDD ≤ VBOR (D005)

These parameters are characterized but not tested.

Datasheet p. 164

The nominal watchdog period is between 7 and 33 ms, with a typical nominal value of 18 ms.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

End of Lab 7