EEC 417/517 Embedded Systems Cleveland State University

Lab 4
Macros, Context Saving,
Pulse Width Modulation (PWM),
The Capture/Compare/PWM (CCP) Module

Dan Simon Rick Rarick Summer 2018

Lab 4 Outline

- 1. Macros
- 2. Saving Context During Interrupts
- 3. Pulse Width Modulation
- 4. Lab 4 Setup for PWM
- 5. Capture, Compare, PWM (CCP) Module
- 6. Lab 4 Setup for CCP

Macros

- 1. Macro: a user-named assembler directive.
- 2. Defines a block of instructions.
- 3. The assembler inserts the instructions in program memory at the location where the macro is called.
- 4. Often used where the same code is repeated in a program.


Macro Example

A macro called PortCout that makes all of the PORTC pins outputs.

PortCout	macro	
	banksel	TRISC
	movlw	0x00
	movwf	TRISC
	banksel	PORTA
	endm	

Macro Example


Macro definition




Lab 4 Outline

- 1. Macros
- 2. Saving Context During Interrupts
- 3. Pulse Width Modulation
- 4. Lab 4 Setup for PWM
- 5. Capture, Compare, PWM (CCP) Module
- 6. Lab 4 Setup for CCP


- 1. Interrupts occur at unpredictable times during program execution.
- 2. When an interrupt occurs, the current contents of the W and STATUS registers (and possibly others) may be changed within the interrupt service routine.
- 3. We need to save W and STATUS and restore them after the interrupt so that the CPU can continue executing instructions with W and STATUS as they were before the interrupt.






Problem: The main code may not work correctly because the W register changed. This an example of a "concurrency problem."

Solution: Save important registers (save context) at the start of each interrupt, and restore them (restore context) at the end of each interrupt.



Other registers may also need to be saved, especially STATUS and PCLATH.

Software Stacks, Push and Pop Macros: A Physical Analogy -- Coin Storage



Last quarter in is first quarter out (LIFO).

Stacks, Push and Pop Macros:

- 1. A **stack** is a last-in, first-out (LIFO) data storage structure.
- 2. Access to the data is controlled by two macros: "Push" and "Pop".
- 3. The "Push" macro is used to save data in memory.
- 4. The "Pop" macro is used to retrieve the data that was saved when the "Push" operation was executed.
- 5. The above is a **software concept** and is not the same as the hardware stack in the PIC architecture.
- 6. The hardware stack is used to save the Program Counter (PC) during subroutine calls and interrupts.

Example: Push and Pop Macros

```
cblock 0x20 ; Bank 0 assignments
WTemp ; Create temporary variables
StatusTemp
endc
```

Save W and STATUS Register:

```
push macro
  banksel WTemp ; Select WTemp bank (Bank 0)
  movwf WTemp ; Copy W to WTemp
  movf STATUS, W ; Copy STATUS to W
  movwf StatusTemp ; Copy W to StatusTemp
  endm
```

Restore W and STATUS Register:

Example: Push and Pop Macros

Problem: The banksel directive might change the STATUS register before we save it in the StatusTemp register..

How can we avoid using the banksel directive?


Push and Pop Macros from previous slide


```
push macro
  banksel WTemp ; Select WTemp bank (Bank 0)
  movwf WTemp ; Copy W to WTemp
  movf STATUS, W ; Copy STATUS to W
  movwf StatusTemp ; Copy W to StatusTemp
  endm
```

Saving Context

Solution: Use common memory.

- 1. 0x70 0x7F are common or shared memory across all banks.
- 2. This means that if you write to memory location 0x70, you automatically write to 0xF0, 0x170 and 0x1F0.
- 3. 0x70, 0xF0, 0x170 and 0x1F0 are reserved for the debugger, so we use 0x71 and 0x72.
- 4. Define WTemp at data memory address 0×71 and StatusTemp at address 0×72 .
- 5. We don't need to use banksel.





Saving Context


1. Code:

cblock 0x71
 WTemp
 StatusTemp
endc

2. We must be careful not to use the memory at the same relative address in the other banks:

0xF1, 0x171, and 0x1F10xF2, 0x172, and 0x1F2

 See Page 130 in the data sheet, and Page 8-11 in the Mid-Range MCU Family Reference Manual for more information.



Example: Push and Pop Macros

```
cblock 0x71 ; Common memory assignments
WTemp ; Create temporary variables
StatusTemp
endc
```

Save W and STATUS Register:

```
push macro
  movwf WTemp ; Copy W to WTemp
  movf STATUS, W ; Copy STATUS to W
  movwf StatusTemp ; Copy W to StatusTemp
  endm
```

Restore W and STATUS Register:

But there is a **second** problem with the push macro . . .

Example: Push and Pop Macros

```
push macro
    movwf WTemp ; Copy W to WTemp
    movf STATUS, W ; Copy STATUS to W
    movwf StatusTemp ; Copy W to StatusTemp
    endm
Problem:
```

Solution:

We need to avoid using movf. We will use a new instruction, swapf, which does not change the Z-bit.

The movf STATUS, W instruction might change the STATUS Z-bit.

MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Ζ	1,2
MOVWF	f Move W to f		1	00	0000	lfff	ffff		
NOP	-	No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2

swapf Instruction

New instruction: swapf f, d

Example: swapf STATUS, F

Example: Save and restore with common memory and swapf

Note: movwf and swapf do not affect the STATUS Z-bit.

Interrupt

```
movlw B'10101010' ; W = 1010 1010 movwf STATUS ; STATUS = 1010 1010 ...
```

```
= 1010 1010
pop
       macro
                                   W = 1111 0000
              StatusTemp, W
       swapf
                              STATUS = 1111 0000
       movwf
              STATUS
                               WTemp = 0110 1001
              WTemp, F
       swapf
                                   W = 1001 0110
       swapf
              Wtemp, W
       endm
```

Save and restore context using common memory and swapf.

```
cblock 0x71 ; Common memory assignments
WTemp ; 0x71: Temporary W variable
StatusTemp ; 0x72: Temporary STATUS variable
endc
```


```
push macromovwfWTemp; Copy W to WTemp in common memoryswapfSTATUS, W; Swap STATUS nibbles and save in WmovwfStatusTemp; Copy STATUS to StatusTemp in commonendm; memory.
```

```
pop macro
    swapf
                                     ; Unswap StatusTemp register into W
             StatusTemp,
                            W
    movwf
             STATUS
                                     ; Copy W into STATUS
                                     ; (Sets bank to original state)
                                     ; Swap WTemp nibbles into WTemp
    swapf
             WTemp,
                           \mathbf{F}
    swapf
                                     ; Unswap WTemp into W
             WTemp,
                            W
    endm
```

Lab 4 Outline

- 1. Macros
- 2. Saving Context During Interrupts
- 3. Pulse Width Modulation
- 4. Lab 4 Setup for PWM
- 5. Capture, Compare, PWM (CCP) Module
- 6. Lab 4 Setup for CCP

Pulse Width Modulation (PWM)




- 1. PWM is an efficient way of providing variable amounts of electrical power to a device by switching power fully on or fully off.
- 2. Average output votage = (on time / period) \times 5 V

PWM Duty Cycle


The term "duty cycle" is used loosely in the datasheet:

- 1. Definition: duty cycle = on-time / PWM period (e. g., DC = 0.75 = 75%).
- 2. In the datasheet, "duty cycle" = on-time (in sec, e.g., DC = $200 \mu s$).
- 3. In the datasheet, "duty cycle" = on-time (in timer ticks, e. g., DC = 51).




Pulse Width Modulation

Average output = (on time / period) * 5 V



Pulse Width Modulation

The **desired modulation frequency** depends on the response characteristics of the device.



Speed response of DC motor (large ripple).

If the supply voltage is switched fast enough, the motor won't have time to change speed much because of rotational inertia, friction, and load, so the speed will be approximately constant (small ripple).

Lab 4 Outline


- 1. Macros
- 2. Saving Context During Interrupts
- 3. Pulse Width Modulation
- 4. Lab 4 Setup for PWM
- 5. Capture, Compare, PWM (CCP) Module
- 6. Lab 4 Setup for CCP

lab04a Programming a PWM signal

- 1. Pulse width modulate the LEDs on PORTC based on the AN0 analog voltage input.
- 2. The duty cycle is controlled by the voltage on AN0 from the pot. The LEDs will dim and brighten as the analog voltage on AN0 changes between 0 and 5 volts.
- 3. Timer0 interrupts are used to turn the PORTC output on and off at the appropriate duty cycle to achieve the PWM.

Lab04a (PWM)

Digital Duty Cycle



Example: If ADC input = 1volt, then

DutyCycle = ADRESH =
$$(1/5) \times (255) = 51$$

Lab04a (PWM) Main Routine

DutyCycle = ADRESH

```
: Main Routine
MAIN
          ADCONO, GO ; Start A/D conversion
   bsf
WaitForConversion
   btfss PIR1, ADIF ; Wait for conversion to complete
   goto WaitForConversion
   ; Get the duty cycle
           PIR1, ADIF ; Clear the A/D interrupt flag
   bcf
            ADRESH, W ; Get A/D result
   movf
 movwf
         DutyCycle ; Copy A/D result to DutyCycle
   goto
           MAIN
                       ; Repeat
```

Lab04a (PWM) Timer0 Control Register Setup

Setup Timer0:

```
movlw B'10000011' ; TMR0 prescaler = 1:16
; TMR0 counts one tick per 16
movwf OPTION_REG ; instruction cycles
```

- 1. Timer0 interrupts on rollover every $16 \times 256 = 4096$ instruction cycles or $4096 \times 1.085 \,\mu\text{s} = 4.44$ ms.
- 2. We can use this as the PWM period, so the PWM frequency will be 1/4.44 ms = 225 Hz.
- 3. This is fast enough so that the human eye will not see the LEDs flicker.


Pulse Width Modulation

Digital PWM: Duty Cycle = 0 - 255 (0% - 100%)

Period = 256 (ticks)


TMR0


256 ticks (periods) from rollover to rollover




Lab04a (PWM) Pulse Toggling using Timer0

- 1. Example: If DutyCycle = 51, the LEDs will be ON for 51 Timer0 ticks, and OFF for 256 51 = 205 ticks.
- 2. Each time Timer0 rolls over, an interrupt occurs and TMR0 = 0.
- 3. If we set TMR0 = 205 after an interrupt, and turn the LEDs ON, then the LEDs will remain on for 51 ticks until the timer rolls over.
- 4. After the rollover, if we set TMR0 = 51, and turn the LEDs OFF, then the LEDs will remain off for 205 ticks until the timer rolls over again.








Lab04a
Toggle Loop
for a general
duty cycle

1 complete cycle equals 2 loops: once through left loop, once through right loop.



Toggle Subroutine

We will need the sublw instruction: subtract L – W

SUBLW	Subtract W from Literal					
Syntax:	[label] SUBLW k					
Operands:	$0 \le k \le 255$					
Operation:	$k - (W) \rightarrow (W)$					
Status Affected:	C, DC, Z					
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.					

```
movlw .51 ; W = 51

sublw .0 ; W = L - W = 0 - 51 = 256 - 51 = 205

; Note 0 = 256 \mod (256)
```

```
movlw .0 ; W = 0 sublw .51 ; W = L - W = 51 - 0 = 51
```

 $L-W \rightarrow W$

Toggle Subroutine

```
First time through the Toggle routine: OnFlag = 0x00 (INIT)
Toggle
   bcf
          INTCON, TOIF
   comf
        OnFlag, F; Toggle: OnFlag = 0xFF
   clrw
                        ; Set W = 0
  -btfsc
         OnFlag, 0 ; Do not skip the next instruction
                 ; W = 0 \times FF = 1111 11111
  → movlw
         0xFF
   movwf
         PORTC ; PORTC = 0xFF (LEDs on)
          DutyCycle, W ; W = DutyCycle = 51 (assuming ADC
   movf
                        ; input = 1 V)
          OnFlag, 0 ; Do not skip the next instruction
   btfsc
  sublw
         0 \times 00
               ; W = L - W = 0 - 51 = -51 \mod(256) = 205
   movwf TMR0
                    ; TMR0 = 205 (TMR0 starts at 205)
   goto Poll Int Flags; Poll TOIF until TimerO interrupt
```

Summary:

- 1. Turn on PORTC LEDs
- 2. Wait for 256 205 = 51 TMR0 ticks

Toggle Subroutine

```
Second time through the Toggle routine: OnFlag = 0xFF
Toggle
   bcf
          INTCON, TOIF
   comf
          OnFlag, F; Toggle: OnFlag = 0x00
                       ; W = 0
   clrw
  -btfsc OnFlag, 0 ; Skip the next instruction
   movlw
          0 \times FF
  →movwf PORTC ; PORTC = W = 0 (LEDs off)
   movf DutyCycle, W ; W = DutyCycle = 51 (assuming ADC
                         ; input = 1 V)
   -btfsc
          OnFlag, 0; Skip the next instruction
   sublw
         0 \times 00
  \rightarrowmovwf TMR0 ; TMR0 = W = 51 (TMR0 starts at 51)
   goto Poll Int_Flags; Poll TOIF until TimerO interrupt
```

Summary:

- 1. Turn off PORTC LEDs
- 2. Wait for 256 51 = 205 TMR0 ticks

Lab 4 Outline


- 1. Macros
- 2. Saving Context During Interrupts
- 3. Pulse Width Modulation
- 4. Lab 4 Setup for PWM
- 5. Capture, Compare, PWM (CCP) Module
- 6. Lab 4 Setup for CCP

PIC 16F877 Architecture

2¹³ = 8192 program memory addresses (Flash EEPROM)

2⁹ = 512 data memory addresses (SRAM)

2⁸ = 256 data memory addresses (EEPROM)



Data sheet p. 6

Capture/Compare/PWM (CCP) module


- 1. There are two CCP modules in the PIC (CCP1 and CCP2).
- 2. Each contains a 16-bit register (2 concatenated 8-bit registers CCPR1H: CCPR1L).



- 3. The CCP modules can operate in three different modes:
 - 16-bit Capture mode is used to time external events.
 - 16-bit Compare mode is used as a timer.
 - 10-bit PWM mode is used to generate PWM signals.
- 4. We will only look at the Compare and PWM modes.


Timer1 Block Diagram

16-bit timer 0000h to FFFFh 0 – 65535



CCP1 - Compare Mode (Used as 16-bit Timer1)

CCP1




Datasheet p. 60

Timer1 with External Oscillator

Real-Time Clock Application





32 kHz Crystal Oscillator - 3.6864 MHz / 32 kHz = 115 times slower


T1OSI: Timer1 Oscillator input

Compare Mode (CCP1)

- 1. Compare mode uses Timer1
- 2. TMR1H: TMR1L forms a 16-bit timer/counter and increments every Prescale instruction cycles



- 3. When TMR1H: TMR1L = CCPR1H: CPR1L
 - CCP1 interrupt (if enabled)
 - Set the CCP1IF interrupt flag
 - Set or clear the CCP1 pin (RC2)
 - Reset TMR1H: TMR1L
- 4. Same for CCP2




Lab 4 Outline

- 1. Macros
- 2. Saving Context During Interrupts
- 3. Pulse Width Modulation
- 4. Lab 4 Setup for PWM
- 5. Capture, Compare, PWM (CCP) Module
- 6. Lab 4 Setup for CCP

Lab04c

- 1. Uses the compare function of the CCP module to toggle the RC2 output.
- 2. Toggles the CCP1/RC2 pin every 1/2 second.
- 3. The variable OnFlag specifies if the CCP1 output will be set high or low at the next CCP1 interrupt.

Pin Diagram



lab04c:

Toggle CCP1 output on RC2 to blink the third LED.

Compare Mode

REGISTER 8-1:	CCP1CON REGISTER/CCP2CON REGISTER (ADDRESS: 17h/1Dh)										
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0			
	bit 7		•			•		bit 0			
bit 7-6	Unimplemented: Read as '0'										
bit 5-4	CCPxX:CCPxY: PWM Least Significant bits										
	<u>Capture mode</u> : Unused										
	Compare mode: Unused										
	PWM mode:										
	These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.										
bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits											
0000 = Capture/Compare/PWM disabled (resets CCPx module)											
0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge					Out	put on R					
lab04c	0111 = Ca	pture mode	, every 16th	rising edge							
	1000 = Compare mode, set output on match (CCPxIF bit is set)										
toggles	1001 = Compare mode, clear output on match (CCPxIF bit is set) 1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is										
these	unaffected)										
modes	1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled)										
	11xx = PWM mode										

Datasheet p. 58

Lab04c

```
INIT
   banksel TRISC ; Set register access to bank 1
   movlw B'11111011'; Set up RC2 as output for LED
   movwf TRISC
  bsf INTCON, GIE; Enable the CCP1 interrupt
   bsf INTCON, PEIE
   bsf PIE1, CCP1IE
   bsf PORTC, 2 ; Set RC2 = 1 (LED on)
   movlw B'00110001'; Enable Timer1 with a 1:8 prescale
   movwf T1CON
   movlw 0xF4
   movwf CCPR1H ; Set Timer1 match to occur after 0xF424 =
                    ; 62500 \text{ ticks} (62500 \times 8 = 500000 \text{ cycles} =
   movlw 0x24
                    ; 500000 \times 1.085 \mu s = 0.543 sec)
   movwf CCPR1L ;
   movlw B'00001001'; Clear RC2/CCP1 on match (CCP1 interrupt)
   movwf CCP1CON
   clrf OnFlag ; OnFlag = 0x00
   return
```

REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N
bit 7					•		hi+ ∩

bit 7 bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

T1CON = 0011 0001

- 00 = 1:1 Prescale value
- bit 3 T10SCEN: Timer1 Oscillator Enable Control bit
 - 1 = Oscillator is enabled
 - 0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)
- bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

When TMR1CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Compare Mode

```
Before first CCP1 interrupt: OnFlag = 0x00, RC2 = 1. After interrupt: Go to Toggle,
RC2 = 0
Toggle
   bcf
         PIR1, CCP1IF; Clear the interrupt flag
   comf OnFlag, F ; Toggle: OnFlag = 0xFF
   clrf TMR1H ; Reset TMR1
   clrf TMR1L ; TMR1H:TMR1L = 0 \times 0000
   movlw B'00001001'; RC2 = 0 on next interrupt
  -btfsc OnFlag, 0 ; Do not skip the next instruction
  →movlw B'00001000'; RC2 = 1 on next interrupt
   movwf CCP1CON ; CCP1CON = 0000 \ 1000
   goto Poll
              ; Poll for a CCP1 interrupt
```

- 1. When the program starts, RC2 = 1 (from INIT)
- 2. After 1/2 second, we get the first CCP1 interrupt, which sets RC2 = 0 because CCP1CON = $0000 \ 1001$ (from INIT).
- 3. The Toggle routine is entered and CCP1CON is set to 0000 1000

Compare Mode

Second CCP1 interrupt: goto Toggle routine: OnFlag = 0xFF, RC2 = 1 (after second interrupt) Toggle bcf PIR1, CCP1IF; Clear the interrupt flag comf OnFlag, F; Toggle: OnFlag = 0x00clrf TMR1L ; TMR1H:TMR1L = 0×0000 movlw B'00001001'; RC2 = 0 on next interrupt -btfsc OnFlag, 0 ; Skip the next instruction movlw B'00001000'; RC2 = 1 on the next interrupt →movwf CCP1CON ; CCP1CON = 0000 1001goto Poll ; Poll for a CCP1 interrupt

- 1. When we get the second interrupt, RC2 = 0 for the past 1/2 second.
- 2. This interrupt causes RC2 to be set (RC2 = 1).

CCP in PWM Mode Next Lab

End of Lab 4