# EEC 417/517 Embedded Systems Cleveland State University

Lab 9
Switch Debouncing,
EEPROM Data Memory,
Flash EEPROM Program Memory,
Indirect Addressing

Dan Simon Rick Rarick Spring 2018

# Lab 9 Outline

- 1. Switch Debouncing
- 2. EEPROM Data Memory
- 3. Flash EEPROM Program Memory
- 4. Indirect Addressing

# Key (or Switch) Debouncing

- Computer Keyboard
- Cell phones
- TV remote
- Garage door opener
- Anything with a keypad or buttons

# Radio Shack TRS-80 (Model I)

Catalog: 26-1001

Released: August 1977

Price: US \$599.95 (with monitor)

How Many: 200,000 (1977-1981)

CPU: Zilog Z-80A, 1.77 MHz

**RAM:** 4K, 16K max\*

Ports: Cassette I/O, video,

Expansion connector\*

Display: 12-inch monochrome monitor

64 X 16 text

Expansion: External Expansion Interface\*

Storage: Cassette storage\*
OS: BASIC in ROM\*

\* Additional capabilties with Expansion Interface







### Switch Debouncing

- 1. TRS-80 Radio Shack, 1977
- 2. Managers decided to produce 3,500 units
- 3. Radio Shack sold 65,000 units the first five months 250,000 units in its three years of production
- 4. Keyboard used mechanical switches that bounced, resulting in multiple letters being typed accidentally
- 5. A keyboard debounce "tape" was distributed as a fix
  - a) Ignored multiple key contact closures
  - b) Slowed down keyboard polling
- 6. The keyboard hardware was also changed to be less vulnerable to bounce.


# Switch Bouncing






Four key presses detected!


# **Switch Bouncing**



High frequency key bounce

# Switch Bouncing







# Switch Debouncing


- 1. Software solutions
  - a) Disable interrupts for *T* seconds
  - b) Check for *n* consecutive stable switch readings
- 2. Analog circuit solution: low pass filter
- 3. Digital circuit solution: NAND gates
- 4. See www.ganssle.com/debouncing.pdf for more details

#### Low Pass Filter Debouncing





Low Pass Filter




$$\mathbf{Z}(\omega) = \frac{1}{j\omega C}$$

$$\omega \text{ large} \Rightarrow \text{small}$$

# NAND Gate Debouncing Set-Reset (SR) Latch


INF	OUTPUT		
Α	В	A NAND B	
0	0	1	
0	1	1	
1	0	1	
1	1	0	



#### lab09.asm – Software Debounce


Debounce the RB0 button.

Every time the RB0 button is pressed, PORTC rotates left one bit, and the next PORTC LED should turn on:




#### lab09a.asm – Software Debounce

Every time the RB0 button is pressed, PORTC rotates left one bit.




Rotate left: 0000 0001


#### Animation: <a href="http://www.pictutorials.com/RRF-RLF.htm">http://www.pictutorials.com/RRF-RLF.htm</a>



# CCP1 - Compare Mode (Used as 16-bit Timer)



#### CCP1




For lab09, match when TMR1 = CCPR1H : CCPR1L = 50,000

Datasheet p. 60

#### Timer1

#### FIGURE 6-2: TIMER1 BLOCK DIAGRAM



If Prescale = 8, then TMR1 will equal 50,000 ticks after

(8)(50,000) = 400,000 instruction cycles =

 $(400,000)(1.085 \,\mu\text{s}) = 0.434 \,\text{sec} = \text{debounce time}$ 


#### lab09a.asm – Software Debounce

REGISTER 8-1:	CCP1CON	REGISTE	R/CCP2C	ON REGIS	STER (ADD	RESS: 17h	/1Dh)	
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
	bit 7					•		bit 0
bit 7-6	Unimplem	ented: Rea	d as '0'					
bit 5-4	CCPxX:CCPxY: PWM Least Significant bits							
	Capture mo	ode:						
	Unused							
	Compare mode:							
	Unused							
	PWM mode	_	l Oba af the	D\\\\\ alista	avala Tha air			ODD.
					cycle. The eig	gnt MSbs ar	e tound in C	CPRXL.
bit 3-0	CCPxM3:C							
				•	ets CCPx mod	dule)		
	0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge							
			•	•				
	<ul> <li>0110 = Capture mode, every 4th rising edge</li> <li>0111 = Capture mode, every 16th rising edge</li> <li>1000 = Compare mode, set output on match (CCPxIF bit is set)</li> <li>1001 = Compare mode, clear output on match (CCPxIF bit is set)</li> <li>1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is</li> </ul>							
		iffected)			000.45 646.	00D		(I), OOD4
		•	• • •	•	CCPxIF bit is s I starts an A/D			, -
		ets Tivirci, ( ibled)	CCF2 16561	S TWIN all	i starts ari A/L	CONVENSION	וווי ליא ווי) ו	uule 15
	11xx = PW	,						

INIT

#### lab09a.asm – Software Debounce

```
banksel INTCON
bsf
        INTCON, GIE
bsf
        INTCON, PEIE
bsf
        INTCON, INTE ; Enable the RBO/INT interrupt
                        ; Initialize the LEDs to all off
clrf
       PORTC
movlw
      B'00110001'; Enable Timer1 with a 1:8 prescale
movwf
       T1CON
      0xC3
                       ; Set the Timer1 match to occur after
movlw
movwf CCPR1H
                       i 0xC350 = 50000 \text{ ticks}
movlw 0x50
                       ; (50000 \times 8 = 400,000 \text{ cycles} = 0.434)
movwf
      CCPR1L
                       ; sec @ 3.6864 MHz)
movlw B'00001010'; 1010 -> Compare mode, generate a CCP1
movwf
      CCP1CON
                        ; interrupt on match
banksel TRISB
                        ; Use RBO as an interrupt
movlw B'0000001'
movwf
       TRISB
clrf
       TRISC
                        ; The PORTC pins are all outputs for LEDs
bcf
        OPTION REG, INTEDG; Interrupt on the falling edge of RBO
```



#### **RB0Int**

```
; This routine disables any further interrupts from RB0, starts ; the CCP1 debounce timer, enables CCP1 timer interrupts, and ; turns on next LED.
```

```
banksel
          INTCON
btfss
          INTCON, INTE
                                ; Don't check for an RB0/INT interrupt,
                                ; unless the RB0/INT interrupt is enabled
return
bcf
          INTCON, INTF
                                ; Clear the RB0/INT interrupt flag
: bcf
          INTCON, INTE
                                ; Disable the RB0/INT interrupt
; clrf
          TMR1H
                                ; Reset the Timer1 registers
: clrf
          TMR1L
          PIR1, CCP1IF
                                ; Clear CCP1 interrupt flag
: bcf
```

; banksel PIE1

; bsf PIE1, CCP1IE ; Enable the CCP1 interrupt

```
banksel STATUS ; Turn on the next LED

bcf STATUS, C

rlf PORTC, F

movf PORTC, F; Test whether PORTC = 0.

btfsc STATUS, Z ; If PORTC = 0, set PORTC = 1.

incf PORTC, F; Otherwise, skip and return to Main.
```

return

#### lab09a.asm

```
; This routine is entered after the debounce timer delay of about
; 434 ms. The timer interrupts are then disabled and RBO
; interrupts are enabled.
CCP1Int
      btfss PIE1, CCP1IE ; unless the CCP1 interrupt is enabled
      return
      banksel INTCON
      bcf
              INTCON, INTF ; Clear the RBO/INT interrupt flag
      bsf
                            ; Enable the RBO/INT interrupt
              INTCON, INTE
      banksel PIE1
      bcf PIE1, CCP1IE ; Disable the CCP1 interrupt
       return
```

#### Lab 9 Outline

- 1. Switch Debouncing
- 2. EEPROM Data Memory
- 3. Flash EEPROM Program Memory
- 4. Indirect Addressing

### PIC Memory Sizes and Types

#### Devices Included in this Data Sheet:

PIC16F873

PIC16F876

PIC16F874

PIC16F877


#### Microcontroller Core Features:

- High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input

DC - 200 ns instruction cycle

- Up to 8K x 14 words of FLASH Program Memory, Up to 368 x 8 bytes of Data Memory (RAM) Up to 256 x 8 bytes of EEPROM Data Memory
- Pinout compatible to the PIC16C73B/74B/76/77
- Interrupt capability (up to 14 sources)
- Eight level deep hardware stack
- Direct, indirect and relative addressing modes
- Power-on Reset (POR)

#### Pin Diagram




Flash Program Memory = Flash EEPROM

# PIC 16F877 Architecture

2<sup>13</sup> = 8192 program memory addresses (Flash EEPROM )


2<sup>9</sup> = 512 data memory addresses (SRAM)

2<sup>8</sup> = 256 data memory addresses (EEPROM)



Data sheet p. 6

# Basic types of semiconductor memory



- 1. SRAM: Static Random Access Memory
- 2. DRAM: Dynamic Random Access Memory
- 3. ROM: Read-Only Memory
- 4. PROM: Programmable Read-Only Memory
- 5. EPROM: Erasable programmable Read-Only Memory (UV)
- 6. EEPROM: Electrically erasable programmable ROM
- 7. Flash EEPROM (Individual addresses not erasable, only in blocks)

#### **EEPROM** and Flash **EEPROM**

- 1. EEPROM: Nonvolatile, rewritable, cannot erase in blocks (slow erase).
- 2. Flash EEPROM: Nonvolatile, rewritable, can erase in blocks (fast erase).
- 3. EEPROM Data Memory Uses:
  - a) Lookup tables for math functions, etc.
  - b) User IDs and passwords
  - c) Calibration data for instruments
- 4. Flash EEPROM Program Memory Uses:
  - a) Extend data memory
  - b) Self-modifying code


# EEPROM Registers

Access to both Data EEPROM and Flash EEPROM (Program Memory) is through a set of six registers:

EEDATA low byte for data EEPROM

EEDATH high byte for Flash EEPROM

EECON1 control



#### Accessing EEPROM Memory

- 1. Data EEPROM requires 8 bits for addressing and 8 bits for data (256 bytes):
  - a. EEPROM Address EEADR
  - b. EEPROM Data EEDATA
- 2. Flash EEPROM (Program Memory) requires 14 bits for data and 13 bits for addressing (8192 words).
  - a. Flash EEPROM Data EEDATH : EEDATA
  - **b.** Flash EEPROM Address EEADRH : EEADR

#### REGISTER 4-1: EECON1 REGISTER (ADDRESS 18Ch)

R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	_	_	_	WRERR	WREN	WR	RD

bit 7 bit 0

- bit 7 **EEPGD:** Program/Data EEPROM Select bit
  - 1 = Accesses program memory
  - 0 = Accesses data memory

(This bit cannot be changed while a read or write operation is in progress)

- bit 6-4 Unimplemented: Read as '0'
- bit 3 WRERR: EEPROM Error Flag bit
  - 1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during normal operation)
  - 0 = The write operation completed
- bit 2 WREN: EEPROM Write Enable bit
  - 1 = Allows write cycles
  - 0 = Inhibits write to the EEPROM
- bit 1 WR: Write Control bit
  - 1 = Initiates a write cycle. (The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)
  - 0 = Write cycle to the EEPROM is complete
- bit 0 RD: Read Control bit
  - 1 = Initiates an EEPROM read. (RD is cleared in hardware. The RD bit can only be set (not cleared) in software.)
  - 0 = Does not initiate an EEPROM read

**Example**: Read data from EEPROM address 0xC3 (= 195).

Only need one byte for the EEPROM address (EEADR), and one byte for the EEPROM data (EEDATA).

```
movlw
               0xC3
                               ; Data EEPROM address to read from.
banksel
                               ; Bank 2
               EEADR
movwf
               EEADR
                               i EEADR = 0xC3
banksel
                               ; Bank 3
               EECON1
               EECON1, EEPGD ; Access data EEPROM memory
bcf
bsf
               EECON1, RD
                              ; Start read operation from EEPROM
                               ; address into data buffer EEDATA.
banksel
                               ; Bank 2
               EEDATA
                               ; W = EEDATA for transfer to data
movf
               EEDATA, W
                               ; memory
```

#### Example: Write 0xBE to EEPROM address 0xC3

```
banksel EECON1
            ; Bank 3
bt.fsc
       EECON1, WR ; Wait for WR = 0 (previous write complete)
       $-1
                    ; PC = PC - 1 ($ = current PC, see MPASM Guide)
goto
               ; EEPROM address to write to
    0xC3
movlw
banksel
       EEADR
            ; Bank 2
movwf
       EEADR
              i EEADR = 0xC3
movlw 0xBE ; Data to write to EEPROM
movwf EEDATA ; EEDATA = 0xBE
                   ; Bank 3
banksel EECON1
bcf
       EECON1, EEPGD ; Access data EEPROM memory
bsf
       EECON1, WREN ; Enable writes to EEPROM
bcf
       INTCON, GIE; No interrupts while writing
     0 \times 55
           ; These five instructions are required for
movlw
movwf
              ; every write to EEPROM to prevent inadvertent
    EECON2
                ; write operations. See page 43 in data sheet.
movlw 0xAA
       EECON2 ; EECON2 is no a physical register
movwf
       EECON1, WR
                    ; Start write operation
bsf
       INTCON, GIE ; Enable interrupts
bsf
       EECON1, WREN ; Disable writes
bcf
```

Note:  $0x55 = 0101 \ 0101 \ \text{and} \ 0xAA = 1010 \ 1010$ 

#### Lab 9 Outline

- 1. Switch Debouncing
- 2. EEPROM Data Memory
- 3. Flash EEPROM Program Memory
- 4. Indirect Addressing

#### Accessing Program Memory

- Program memory can be used for storing data or for self-modifying code.
- Program memory: Available data memory = 368 bytes;
   Available program memory that can be used for data = 8192 (program size) 14-bit words
- Self-modifying code, such as a bootloader.
- A bootloader is a program that runs in the microcontroller and receives new program information (such as a firmware update) externally via some communication means and writes that information to the program memory of the processor.

#### Example: Read Flash EEPROM address 0x1EA0

```
movlw
                0 \times A 0
                                ; Low byte of Flash EEPROM address
banksel
                                 ; Bank 2
                EEADR
movwf
                             ; EEADR = 0 \times A0
                EEADR
movlw
               0 \mathrm{x} 1 \mathrm{E}
                                ; High byte of Flash EEPROM address
movwf
                                i EEADRH = 0 \times 1E
                EEADRH
                         ; Bank 3
banksel
                EECON1
bsf
                EECON1, EEPGD ; Access Program memory
bsf
                EECON1, RD ; Start read operation
                                 ; Two NOPs required. See page 44,
nop
                                 ; in data sheet
nop
banksel
                                ; Bank 2
                EEDATA
movf
                EEDATA, W
movwf
                DATAL
                                 ; DATAL = EEDATA
movf
                EEDATH, W
movwf
                                 ; DATAH = EEDATH
                DATAH
```

#### **Example:** Write the instruction goto 0x03A2 (0x2BA2) to address 0x1EA0

```
movlw
       0xx0
                   ; Low byte of Flash EEPROM address
banksel EEADR
                     ; Bank 2
movwf EEADR
            ; EEADR = 0 \times A0
movlw 0x1E
                  ; High byte of Flash EEPROM address
movwf EEADRH
                  ; EEADRH = 0 \times 1E
movlw
      0xA2
movwf
     EEDATA ; EEDATA = 0xA2
movlw 0x2B
movwf EEDATH
                ; EEDATH = 0 \times 2B
banksel EECON1 ; Bank 3
       EECON1, EEPGD ; Access Program memory
bsf
bsf
       EECON1, WREN ; Enable writes to Flash EEPROM
bcf
       movlw
      0x55
           ; These seven instructions are required for
movwf EECON2
                     ; every write to Flash EEPROM.
movlw 0xAA
movwf EECON2
bsf
       EECON1, WR ; Start write operation
nop
nop
bsf
       INTCON, GIE ; Enable interrupts
       EECON1, WREN ; Disable writes
bcf
```

#### Lab 9 Outline

- 1. Switch Debouncing
- 2. EEPROM Data Memory
- 3. Flash EEPROM Program Memory
- 4. Indirect Addressing

# Direct/Indirect Data Addressing

Data Addressing Modes: Direct and Indirect

**Example:** Suppose that we want to store the value 0x1C in Var1 at address 0x21.

**Direct Addressing**: Target address of data is put in the instruction:


```
movlw 0x1C ; W = 0x1C movwf Var1 \leftarrow ; Var1 = 0x1C
```

The contents of W are written directly into the address location of Var1.


**Indirect Addressing**: This is another way to do the same thing. We put the address we want to write to (or read from) in the **File Select Register** (FSR) which is called a "pointer". (It "points to" the address we want to write to).

We then write to a pseudo-register called INDF (Indirect File) which writes to the address in FSR.

**Example:** Store the value  $0 \times 1$ C in Var1 at address  $0 \times 21$ .



Example: Store the value  $0 \times 1C$  in Var1 at address  $0 \times 21$ .



Indirect addressing is also used for a common programming technique called "pointer arithmetic."

Here is an good animation illustrating pointer arithmetic using indirect addressing:

http://www.pictutorials.com/Indirect\_Addressing\_Exam.htm


**Example:** Suppose that we want to store the value 0x1C in Var2 at address  $0x0121 = 0001 \ 0010 \ 0001 = D'289'$ 

```
movlw Var2 ; W = 0010 \ 0001 = 0x21, not 0x0121 movwf FSR ; FSR = 0010 \ 0001 = 0x21 movlw 0x1C movwf INDF
```

This will write  $0 \times 1$ C to  $0 \times 21$  because FSR is an 8-bit register, so FSR contains  $0 \times 21$  instead of  $0 \times 0121$ . We need 9 bits for addresses in data memory ( $2^9 = 512$ ).

Solution: Indirect addressing uses the Indirect Register Pointer (IRP) bit in the STATUS register to get the 9th address bit:

Indirect addressing uses the Indirect Register Pointer (IRP) bit in the STATUS register to get the 9th address bit.



```
REGISTER 2-1:
                     STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)
                        R/W-0
                                   R/W-0
                                              R/W-0
                                                          R-1
                                                                       R-1
                                                                                  R/W-x
                                                                                            R/W-x
                                                                                                       R/W-x
                                                           TO
                                                                       \overline{\mathsf{PD}}
                         IRP
                                    RP1
                                               RP0
                                                                                     Z
                                                                                              DC
                                                                                                         С
                      bit 7
                                                                                                           bit 0
          bit 7
                      IRP: Register Bank Select bit (used for indirect addressing)
                      1 = Bank 2, 3 (100h - 1FFh)
                      0 = Bank 0, 1 (00h - FFh)
```

We can also use the bankisel (bank indirect select) assembly directive to select the correct value for the IRP bit:

#### More efficient code

- 1. Initialize consecutive memory addresses
- 2. Prevent switching between banks

#### Prevent Bank Switching

<b>Direct Addressing</b>	

banksel	Reg2
read	Reg2
hanler al	

banksel PORTC
write PORTC
:

banksel Reg2 read Reg2

banksel PORTC write PORTC

#### **Indirect Addressing**

banksel PORTC
bankisel Reg2
FSR = address of Reg2

read INDF write PORTC :

read INDF write PORTC:

read INDF write PORTC:

# Initialize consecutive addresses

Direct Addressing			Indirect Addressing			
clrf clrf  clrf	Var1 Var2 VarN	Next:	movlw movwf clrf incf movf sublw btfss goto	Var1 FSR INDF FSR, F FSR, W VarN+1 STATUS, Z Next		
N instructions		8 instructions				

# End Lab 9