# EEC 417/517 Embedded Systems Cleveland State University

#### Lab 2

The Analog to Digital (A/D) Conversion Module

The Timer0 Module


The banksel Directive

Dan Simon
Rick Rarick
Summary 2018

#### Lab 2 Outline


- 1. Analog-to-digital conversion
- 2. Analog-to-digital conversion module
- 3. Timer 0
- 4. Data register bank selection
- 5. Lab 2 hardware setup

#### Lab 2: Analog to Digital Conversion



Active-low pushbutton switch (Turns off LEDs when closed)

#### **Analog-to-digital converter (ADC)**




Reference voltage must be supplied to the ADC


#### **Analog-to-digital converter (ADC)**

#### **Example:**


- 1. 0.00 to 5.00 volt reference
- 2. 8-bit digital representation
- 3. 3.64 V input








#### **Sample and Hold Circuit**



Function of S&H circuit is to capture the signal value at a given instant and hold it until the ADC can convert the voltage to a binary value.


#### **Sample and Hold Circuit**

- 1. Many types of S&H circuits. Example: capacitor.
- 2. Sampling of input **ADCIN** begins when switch is closed.
- 3. Need a delay while the capacitor charges.
- 4. Sampling ends after capacitor is charged and switch opens.
- 5. Output  $V_{out}$  is held at **ADCIN** during A/D conversion.




#### Sample and Hold Circuit

- 1. Many types of S&H circuits. Example: voltage follower.
- 2. Sampling of input  $V_{in}$  begins when switch is closed.
- 3. Need a delay while the capacitor charges.
- 4. Sampling ends after capacitor is charged and switch opens.
- 5. Output  $V_{out}$  is held at  $V_{in}$  during A/D conversion.



Opamp configured as a voltage follower


### 2-Step A/D Conversion Process




#### **Analog to Digital Conversion (ADC)**

- 1. Many types of ADCs.
- 2. Basic example: Successive Approximation ADC.
- 3. Uses a binary search through all possible quantization levels and converges to a digital output for each conversion.


# 8-bit Successive Approximation ADC Block Diagram




# 3-bit ADC Successive Approximation Logic with Truncation



# 3-bit ADC Transfer Function (with Truncation)



#### 10-bit ADC Transfer Function (TF)





# High-end ADC



#### Lab 2 Outline


- 1. Analog-to-digital conversion
- 2. Analog-to-digital conversion module
- 3. Timer 0
- 4. Data register bank selection
- 5. Lab 2 hardware setup

#### PIC 16F877 Architecture

2<sup>13</sup> = 8192 program memory addresses (Flash EEPROM)

2<sup>9</sup> = 512 data memory addresses (SRAM)

2<sup>8</sup> = 256 data memory addresses (EEPROM)



Data sheet p. 6

#### The Analog-to-Digital Converter Module (Peripheral)

There are four registers directly associated with the A/D module.

1. A/D Control Register0 (ADCON0)

2. A/D Control Register1 (ADCON1)


3. A/D Result High Register (ADRESH)

4. A/D Result Low Register (ADRESL)


# **ADC Control Registers**

Location in

Data Memory



Page 13, data sheet



#### **ADCON0** Register for Lab 2

REGISTER 11-1:	ADCON0 F	REGISTER	(ADDRES	S: 1Fh)							
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0			
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON			
	bit 7							bit 0			
bit 7-6	ADCS1:ADCS0: A/D Conversion Clock Select bits  00 = Fosc/2  01 = Fosc/8  10 = Fosc/32  11 = FRC (clock derived from the internal A/D module RC oscillator)										
bit 5-3	CHS2:CHS0: Analog Channel Select bits  000 = channel 0, (RA0/AN0)  001 = channel 1, (RA1/AN1)  010 = channel 2, (RA2/AN2)  011 = channel 3, (RA3/AN3)  100 = channel 4, (RA5/AN4)  101 = channel 5, (RE0/AN5) <sup>(1)</sup> 110 = channel 6, (RE1/AN6) <sup>(1)</sup> Eosc: Oscillator frequency										
bit 2	111 = channel 7, (RE2/AN7) <sup>(1)</sup> GO/DONE: A/D Conversion Status bit  If ADON = 1:  1 = A/D conversion in progress (setting this bit starts the A/D conversion)  0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)										
bit 1	Unimplemented: Read as '0'										
bit 0	1 = A/D con	ADON: A/D On bit  1 = A/D converter module is operating 0 = A/D converter module is shut-off and consumes no operating current									

#### **Instructions:**


```
movlw B'01000001'; Fosc/8, AN0, A/D enabled movwf ADCON0; ADCON1 = 01000001b in C
```

#### A/D Result Registers

The ADC result is 10 bits, stored in ADRESH: ADRESL.

Justification is controlled by the ADFM bit of ADCON1.

ADFM: "A/D Format"






10 bits, left justified (ADFM = 0)

#### **ADCON1: A/D Result Format**

REGISTER 11-2:	ADCON1 REGISTER (ADDRESS 9Fh)												
	U-0	U-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0											
	ADFM	ADFM — — PCFG3 PCFG2 PCFG1 PCFG0											
	bit 7	bit 7 bit 0											
bit 7	7 ADFM: A/D Result Format Select bit 1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'. 0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.												
bit 6-4	Unimplem	Unimplemented: Read as '0'											
bit 3-0	PCFG3:PC	FG0: A/D P	ort Configur	ation Contro	ol bits:								

Page 112, data sheet



Page 116, data sheet

#### **ADCON1: A/D Port Configuration**

#### REGISTER 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	_	-	PCFG3	PCFG2	PCFG1	PCFG0
bit 7	•						bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.

0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

Unimplemented: Read as '0' bit 6-4

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits:

- 1	PCFG3: PCFG0	AN7 <sup>(1)</sup> RE2	AN6 <sup>(1)</sup> RE1	AN5 <sup>(1)</sup> RE0	AN4 RA5	AN3 RA3	AN2 RA2	AN1 RA1	AN0 RA0	VREF+	VREF-	CHAN/ Refs <sup>(2)</sup>
ľ	0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
	0001	Α	Α	Α	Α	VREF+	Α	Α	Α	RA3	Vss	7/1
	0010	D	D	D	Α	Α	Α	Α	Α	VDD	Vss	5/0
Γ	0011	D	D	D	Α	VREF+	Α	Α	Α	RA3	Vss	4/1
Γ	0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
	0101	D	D	D	D	VREF+	D	Α	Α	RA3	Vss	2/1
	011x	D	D	D	D	D	D	D	D	VDD	Vss	0/0
Γ	1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	RA3	RA2	6/2
	1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
	1010	D	D	Α	Α	VREF+	Α	Α	Α	RA3	Vss	5/1
	1011	D	D	Α	Α	VREF+	VREF-	Α	Α	RA3	RA2	4/2
Γ	1100	D	D	D	Α	VREF+	VREF-	Α	Α	RA3	RA2	3/2
	1101	D	D	D	D	VREF+	VREF-	Α	Α	RA3	RA2	2/2
	1110	D	D	D	٥	D	D	D	A	VDD	Vss	1/0
	1111	D	D	D	D	VREF+	VREF-	D	Α	RA3	RA2	1/2

number of analog channels available as A/D inputs

the number of analog channels used as voltage reference inputs.

For Lab 2

1	1011	D	D	Α	Α	VREF+	VREF-	Α	Α	RA3	RA2	4/2
1	1100	D	D	D	Α	VREF+	VREF-	Α	Α	RA3	RA2	3/2
1	1101	D	D	D	D	VREF+	VREF-	Α	Α	RA3	RA2	2/2
	1110	D	D	D	D	D	D	D	A	VDD	Vss	1/0
1	1111	D	D	D	D	VREF+	VREF-	۵	Α	RA3	RA2	1/2
					•	•	•	•				

A = Analog input

D = Digital I/O

#### **ADCON1 - A/D Port Configuration Control**

REGISTER 11-2:	ADCON1	ADCON1 REGISTER (ADDRESS 9Fh)											
	U-0	U-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0											
	ADFM — — PCFG3 PCFG2 PCFG1 PCFG0												
	bit 7	bit 7 bit 0											
bit 7	bit 7 ADFM: A/D Result Format Select bit  1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.  0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.												
bit 6-4	Unimplemented: Read as '0'												
bit 3-0	PCFG3:PC	FG0: A/D P	ort Configur	ation Contro	ol bits:								

#### **Instructions:**

#### **ADC Module - Associated Registers**

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu PO BO	R,	MC	i <u>e o</u> n LR, DT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000	x000	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
1Eh	ADRESH	A/D Resul	t Register	High By	te					xxxx	xxxx	uuuu	uuuu
9Eh	ADRESL	A/D Resul	t Register	Low Byt	е					xxxx	xxxx	uuuu	uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000	00-0	0000	00-0
9Fh	ADCON1	ADFM	_	1	_	PCFG3	PCFG2	PCFG1	PCFG0	0-	0000	0-	0000
85h	TRISA	_	_	PORTA	Data Directio	n Register				11	1111	11	1111
05h	PORTA	_	_	PORTA	PORTA Data Latch when written: PORTA pins when read							0u	0000
89h <sup>(1)</sup>	TRISE	IBF	OBF	IBOV	IBOV PSPMODE — PORTE Data Direction bits							0000	-111
09h <sup>(1)</sup>	PORTE	_	_		_	_	RE2	RE1	RE0		-xxx		-uuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers/bits are not available on the 28-pin devices.

Page 117, Data sheet

### 10-bit A/D Resolution @ [0 to 5.115] V Range



Transfer Function = 
$$\frac{5115 \text{ mV}}{1023 \text{ steps}} = 5.0 \frac{\text{mV}}{\text{step}}$$


#### **Assume Truncation**

Resolution = 1 step = 5.0 mV

Resolution Percent = 
$$\frac{1 \text{ step}}{1023 \text{ steps}}$$
 (100)  
  $\approx 0.098\%$ 

- "Resolution" is also called "Quantization Interval."
- For truncation ADCs,
   Quantization Interval = Maximum
   Quantization Error

#### 10-bit Analog to Digital



Resolution = 
$$\frac{(V_{ref} +) - (V_{ref} -)}{2^n - 1}$$
  $\frac{\text{volts}}{\text{step}}$ 

Analog to Digital Conversion (with truncation):

A = analog value (mV)D = digital value (decimal)


$$D = \frac{(2^{n} - 1)(A - (V_{ref} - 1))}{(V_{ref} + 1) - (V_{ref} - 1)}$$

Ex: 
$$A = 5108$$
,  $(V_{ref} +) = 5115$ ,  $(V_{ref} -) = 0$  [mV]

$$D = \left\lfloor \frac{1023(5108 - 0)}{5115 - 0} \right\rfloor = \left\lfloor 1021.6 \right\rfloor = 1021$$

#### 10-bit Digital to Analog


Given an *n*-bit ADC with a digital output *D* (in decimal), what range of analog inputs corresponds to this? (Assume truncation.)



#### **Answer:**

Analog Input Range (mV) = 
$$(D + 1/2 \pm 1/2) \frac{(\text{Vref} +) - (\text{Vref} -)}{2^n - 1}$$
  
=  $(1021 + 1/2 \pm 1/2) \frac{5115 - 0}{2^{10} - 1}$   
=  $(1021.5 \pm 0.5)(5)$   
=  $5107.5 \pm 2.5$  [mV]


### **ADC Timing**



Page 23-5, Mid-Range Reference Manual

### PIC Sample/Hold Circuit

#### FIGURE 11-2: ANALOG INPUT MODEL



Data sheet p. 114

## ADC Acquisition Time: $T_{ACQ}$

- $T_{ACQ}$  = Analog signal acquisition time
  - = Amplifier settling time
    - + Capacitor charge time
    - + Temperature coefficient time

$$= T_{\rm AMP} + T_{\rm C} + T_{\rm COFF}$$

For a typical system operating at 50° C

$$|T_{\rm ACO}| = 19.72 \ \mu {\rm s}$$

#### Selecting the A/D Conversion Clock Period $T_{\rm AD}$

- 1. Conversion clock period =  $T_{AD}$ Conversion clock frequency =  $F_{AD}$  = 1 /  $T_{AD}$
- 2. For correct A/D conversions,  $T_{AD} \ge 1.6 \,\mu\text{s}$  (datasheet)
- 3. Configure the conversion clock with ADCON0 register

REGISTER 11-1:	ADCON0 REGISTER (ADDRESS: 1Fh)										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0			
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON			
	bit 7					•		bit 0			
bit 7-6	00 = Fosc/2 01 = Fosc/8 10 = Fosc/3	2 <mark>3</mark> 32		ck Select bits mal A/D mod		lator)					

#### A/D Conversion Clock Period: TAD

For the 16F877, choose ADCON0 < ADSC1 : ADSC0 > = 01, that is, choose

$$F_{\rm AD} = \frac{F_{\rm OSC}}{8}$$

because

$$T_{\text{AD}} = \frac{1}{F_{\text{AD}}} = \frac{8}{F_{\text{OSC}}} = \frac{8}{3.6864 \text{ (MHz)}} = 2.2 \mu s$$

2. 
$$2\mu s \ge 1.6 \ \mu s$$

Page 111, Data sheet

#### **Starting the A/D Conversion**

# A/D conversion is started by setting the "GO" bit in the ADCON0 register

#### ADCON0 REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7					•		bit 0

bit 2 GO/DONE: A/D Conversion Status bit


If ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion)
- 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)

Instruction: bsf ADCONO, GO

### **Conversion Timing**

#### A/D conversion clock cycles



 $12 T_{\rm AD}$  periods are required for a conversion plus  $2 T_{\rm AD}$  periods wait time before next acquisition.

## **ADC** Total Sample Time

ADC sample time = 
$$T_{ACQ} + T_{CONVERT} + T_{WAIT}$$
  
=  $T_{ACQ} + 12 T_{AD} + 2 T_{AD}$   
= 19.7  $\mu$ s + 14(2.2)  $\mu$ s  
= 50.5  $\mu$ s  
ADC sample frequency = 1 / (50.5  $\mu$ s)  
= 19.8 kHz

## A/D Interrupt Flag


- 1. ADIF: A/D Interrupt Flag
- 2. PIR1: Peripheral Interrupt Register 1
- 3. After the 12  $T_{\rm AD}$  periods, ADIF is automatically set by the hardware.

REGISTER 2-5:	PIR1 REGI	STER (AD	DRESS 0	Ch)					
	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	
	bit 7							bit 0	
bit 7	1 = A read	PSPIF <sup>(1)</sup> : Parallel Slave Port Read/Write Interrupt Flag bit  1 = A read or a write operation has taken place (must be cleared in software)  0 = No read or write has occurred							
bit 6	1 = An A/D	conversion	nterrupt Flag completed n is not com						


Datasheet p. 22

## Lab 2 Outline

- 1. Analog-to-digital conversion
- 2. Analog-to-digital conversion module
- 3. Timer 0
- 4. Data register bank selection
- 5. Lab 2 hardware setup



### Timer0 Module



1. Instruction clock frequency  $F_{CY} = F_{OSC} / 4$ .

Set flag bit TOIF on overflow

- 2. TMR0 increments once every *Prescale* instructions.
- 3. T0IF = Timer0 Interrupt Flag bit in INTCON register.
- 4. T0IF set on overflow from  $255 \rightarrow 0$
- 5. Timer0 interrupt flag set even if interrupt not enabled.

## Timer0 Rollover Time

- Since the TMR0 register increments once every *Prescale* instructions, it takes (*Prescale* × 256) instruction cycles for TMR0 to rollover (overflow).
- Time for each instruction clock "tick":

Instruction Period = 
$$T_{\text{CY}} = \frac{4}{F_{\text{OSC}}} = 4T_{\text{OSC}}$$
 (sec)

■ Time for each Timer0 "tick":

TMR0 Period = 
$$T_{TMR0}$$
 = instruction period ×  $Prescale$   
=  $T_{CY}$  ×  $Prescale$   
=  $\frac{4}{F_{OSC}}$  ×  $Prescale$ 

### Timer0 Rollover Time

Rollover Time = 
$$\frac{4}{F_{\text{OSC}}} \times Prescale \times 256$$

1. If Prescale = 1 and  $F_{OSC} = 3.6864$  MHz,

Rollover Time =  $1.0851 \times 10^{-6} \times 1 \times 256 = 278 \ \mu s$ 

2. If Prescale = 256,

Rollover Time =  $1.0851 \times 10^{-6} \times 256 \times 256 = 71.12$  ms

# Timer0 Registers


- 1. TMR0
- 2. OPTION\_REG
- 3. INTCON

Data
Memory

,	File Address	,	File Address	,	File Address	,	File Address
Indirect addr.(*)	00h	Indirect addr.(*)	128 80h	Indirect addr.(*)	256 100h	Indirect addr.(*)	384 180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD <sup>(1)</sup>	08h	TRISD <sup>(1)</sup>	88h		108h		188h
PORTE <sup>(1)</sup>	09h	TRISE <sup>(1)</sup>	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved <sup>(2)</sup>	18Eh
TMR1H	0Fh		8Fh	EEADRH	10Fh	Reserved <sup>(2)</sup>	18Fh
T1CON	10h		90h		110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h	General Purpose	117h	General Purpose	197h
RCSTA	18h	TXSTA	98h	Register	118h	Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
	32		160		288		416
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EFh
	7Fh	accesses 70h-7Fh	F0h	accesses 70h-7Fh	170h	accesses 70h - 7Fh	1F0h
Bank 0	127	Bank 1	255	Bank 2	383	Bank 3	511

44

## Timer0 Block Diagram



Data sheet, p. 47

## **Timer0** Control Registers

#### REGISTER 5-1: OPTION\_REG REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7	•		•		•		bit 0

**RBPU** bit 7 bit 6 INTEDG T0CS: TMR0 Clock Source Select bit bit 5 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKOUT) T0SE: TMR0 Source Edge Select bit bit 4 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module bit 2-0 PS2:PS0: Prescaler Rate Select bits

Set *Prescale* to 256

Bit ∀alue	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

```
movlw B'10000111'
movwf OPTION_REG
```

# **Timer0** Control Registers

REGISTER 2-3:	INTCON R	EGISTER	ADDRES	S 0Bh, 8B	h, 10Bh, 18E	Bh)				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x		
	INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)  RW-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0  GIE PEIE TOIE INTE RBIE TOIF INTE bit 7  GIE: Global Interrupt Enable bit  1 = Enables all unmasked interrupts 0 = Disables all interrupt Enable bit  1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts TOIE: TMR0 Overflow Interrupt Enable bit  1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt INTE: RB0/INT External Interrupt 0 = Disables the RB0/INT external interrupt RBIE: RB Port Change Interrupt Enable bit  1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt TOIF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow		RBIF							
	bit 7							bit 0		
bit 7	GIE: Globa	al Interrupt E	Enable bit							
				ts		*				
bit 6	PEIE: Peri	oheral Inter	rupt Enable l	bit		Interrup	ot Contro	ol		
					S	Register				
bit 5	TOIE: TMR	0 Overflow	Interrupt En	able bit						
Lii A			•							
bit 4										
bit 3	RBIE: RB I	Port Change	e Interrupt E	nable bit						
			_	•						
bit 2	TOIF: TMR	0 Overflow	Interrupt Fla	g bit						
		•		•	eared in softwa	ire)				

Datasheet p. 20

### Lab 2 Outline

- 1. Analog-to-digital conversion
- 2. Analog-to-digital conversion module
- 3. Timer 0
- 4. Data register bank selection
- 5. Lab 2 hardware setup

### **Bank Selection**

- 1. The PIC16F877 has four data memory (RAM) banks.
- 2. The correct bank must be selected using the STATUS register in order to access a memory register.

REGISTER 2-1:	STATUS F	REGISTER	(ADDRES	SS 03h, 83	h, 103h, 183	Sh)				
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7	•		•	•	•	•	bit 0		
bit 7		IRP: Register Bank Select bit (used for indirect addressing)								
		1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)								
bit 6-5	RP1:RP0:	Register Ba	nk Select b	its (used for	direct addres	sing)				
	11 = Bank	3 (180h - 16	FFh)							
		2 (100h - 17				RP· Reo	ister Poi	inter		
		o1 = Bank 1 (80h - FFh)  RP: Register Pointer								
		0 (00h - 7FI	•							
	Each bank	is 128 bytes	S							

## **Bank Selection**

REGISTER 2-1:	STATUS F	REGISTER	(ADDRES	SS 03h, 83	h, 103h, 183h	1)				
	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7	•		•	•		•	bit 0		
bit 7	1 = Bank 2	IRP: Register Bank Select bit (used for indirect addressing)  1 = Bank 2, 3 (100h - 1FFh)								
bit 6-5	RP1:RP0: 11 = Bank 10 = Bank 01 = Bank 00 = Bank	0 = Bank 0, 1 (00h - FFh)  RP1:RP0: Register Bank Select bits (used for direct addressing)  11 = Bank 3 (180h - 1FFh)  10 = Bank 2 (100h - 17Fh)  01 = Bank 1 (80h - FFh)  00 = Bank 0 (00h - 7Fh)  Each bank is 128 bytes								

#### Select Bank 1:


bcf STATUS, RP1 bsf STATUS, RP0

TABLE 13-2: PIC16F87X INSTRUCTION SET

Mnemonic, Operands Description		Description	Cycles		14-Bit	Opcode	Status	Nate-	
		Description	Cycles	MSb		LSb		Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	22	Clear W	1	0.0	0001	0xxx	XXXX	Z	F
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1 1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1,2,3
IOPWE	f, d	Inclusive OR W with f	1 1	0.0	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		50
NOP		No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left fthrough Carry	1	0.0	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1 1	0.0	1110	dfff	ffff	4 (1004) - Restor 30 (1004) 31	1,2
XORWF	f, d	Exclusive OR W with f	1	0.0	0110	dfff	ffff	Z	1,2

- 1. movf f, d = 00 1000 dfff ffff
- 2. Addresses in instructions are 7 bits (fff ffff)
- 3. But addresses in data memory are 9 bits  $(2^9 = 512)$

#### FIGURE 2-3: PIC16F877/876 REGISTER FILE MAP



TRISC is at address 0x87 = 1000 0111


MOVF TRISC, W
00 1000 Offf ffff

7 bits for address  $\rightarrow$  00 1000 0000 0111

If Bank 0 is selected, this instruction results in the contents of PORTC being moved to W, not contents of TRISC.

Bank 0 Bank 1

#### FIGURE 2-3: PIC16F877/876 REGISTER FILE MAP



How can we make the PIC move TRISC to W?

The instruction 00 1000 0000 0111 results in address 7, relative to current bank, being moved to W.

So if Bank 1 is selected, then TRISC will be moved to W.

Bank 1

### The banksel Directive

#### 1. banksel <register>

- Determines which bank <register> is in.
- Sets the **STATUS<RP1:RP0>** bits automatically


#### 2. Example:

banksel TRISC
movf TRISC, W

### Lab 2 Outline

- 1. Analog-to-digital conversion
- 2. Analog-to-digital conversion module
- 3. Timer 0
- 4. Data register bank selection
- 5. Lab 2 hardware setup

### Lab 2: Schematic



Active-low pushbutton switch (Turns off LEDs when closed)


This is a logical layout.

See next page for pin locations.


56

## Lab 2 Pin Usage


#### Pin Diagram



# **Lab 2 Hardware Layout**



## lab02.asm



```
Init
   banksel PORTC ; Default --- Bank 0
   clrf PORTC ; Clear PORTC initially
   ; Set up the ADCONO control register.
   movlw B'01000001'; Fosc/8, ANO, A/D enabled
   movwf ADCONO : ADCONO is in Bank 0
   ; Set up the TimerO control register.
   banksel OPTION REG ; Switch to Bank 1
   movlw B'10000111'; Use the internal instruction clock,
                      ; prescaler is assigned to TimerO,
   movwf OPTION REG ; prescaler: 1:256
   ; Set up the ADCON1 control register
   movlw B'00001110'; ADCON1 is in Bank 1.
                      ; Left justify <ADRESH:ADRESL>,
                      ; 1 analog channel (ANO), A/D on,
   movwf ADCON1 ; use VDD and VSS references voltages.
   ; Set up PORTC for output to LEDs
   clrf TRISC ; TRISC is in Bank 1. All pins output.
   banksel PORTC ; Return to default Bank 0
```

```
Main
    ; TimerO delay for A/D voltage acquisition
   btfss INTCON, TOIF ; Test the TIMERO interrupt flag bit (TOIF).
                       ; The INTCON register is in Bank 0.
                       ; If TOIF = 1 (TMRO rollover), skip next
                       ; instruction (in this case, the "goto"
                       ; instruction).
    goto
           Main
   bcf
           INTCON, TOIF ; Clear the TOIF bit for the next interrupt.
   banksel ADCONO ; ADCONO in Bank 0
   bsf
           ADCONO,GO ; Start the A/D conversion
WaitForConversion
   btfss PIR1, ADIF ; Test the A/D conversion-complete flag ADIF
                       ; in the PIR1 register. PIR1 is in Bank 0.
                       ; If ADIF = 1(conversion complete),
                       ; skip the "goto" instruction.
           WaitForConversion
   goto
           PIR1, ADIF ; Clear the ADIF bit for the next conversion.
   bcf
    clrf
           PORTC
                     ; Clear PORTC (Turn off the LEDs)
LoopWhilePushed
                   ; Loop if PORTB<0> = 0 (button pressed)
   btfss PORTB, 0 ; If PORTB<0> = 1, skip the "goto" instruction.
           LoopWhilePushed
    goto
   ; Otherwise, illuminate the LEDs according to ADRESH.
    ; Least-significant bits ignored.
    movf
           ADRESH, W ; Write A/D result to PORTC
   movwf
           PORTC
           Main
    goto
                     ; Repeat until HALT or Power Down
                       ; End of program
    end
```

## End of Lab 2