# Ng, Xian Kai

**Presents** 

## Story

- Mr. Ball Peggert is doing **Machine Learning** research
  - Woah Machine Learning!!!
- 100petaFLOPS but hours of waiting
- Use TIME and STRACE
- **I/O** bound!?
- RAM **bandwidth** sucks

# Banshee


# Banshee?



## Banshee:

#### Algorithm 1: Cache Replacement Algorithm

```
1 Input: tag
2 # rand(): random number between 0 and 1.0
3 if rand() < recent_miss_rate × sampling_coeff then
       meta = dram_cache.loadMetadata(tag)
       if tag in meta then
           meta[tag].count ++
           if tag in meta.candidates and meta[tag].count >
            meta.cached.minCount() + threshold then
               replace the cached page having the minimal
 8
                counter with the accessed page
           end
           if meta[tag].count == max count then
10
               # Counter overflow, divide by 2
11
               forall t in meta.tags do
12
                   meta[t].count \neq 2
13
               end
           end
15
           dram cache.storeTag(tag, metadata)
16
       else
17
           victim = random page in meta.candidates
18
           if rand() < 1 / victim.count then
19
               victim.tag = tag
20
               victim.count = 1
21
               dram cache.storeTag(tag, metadata)
22
23
           end
       end
24
25 end
```



# Banshee:

Bandwidth-Efficient DRAM Caching Via Software/Hardware Cooperation

Xiangyao Yu<sup>†</sup>, Christopher J. Hughes<sup>‡</sup>, Nadathur Satish<sup>‡</sup>, Onur Mutlu<sup>§</sup>, Srinivas Devadas<sup>†</sup>

<sup>†</sup> CSAIL, MIT, <sup>‡</sup> Intel Labs, <sup>§</sup> ETH Zurich

†{yxy, devadas}@mit.edu, ‡{christopher.j.hughes, nadathur.rajagopalan.satish}@intel.com, §onur.mutlu@inf.ethz.ch

#### **Presentation Goals**


- Overview memory architecture and DRAM cache
- Explain the HAWT NEW Banshee
  - Know about new developments
    - Rest assured that my money in chip manufacturing stocks will grow
      - \$.\$
  - Understand mechanisms supporting ML
- Incite curiosity
  - Invite into computer architecture
    - So I can do ML and make money
- Get an A

# Memory Architecture (Cache and stuff)

TLB: Virtual => Physical Page Table: TLB's backing (stored in main memory)

L1 to LLC cache DRAM MC: Manages DRAM access


**DRAM Cache: higher bandwidth** 



Read CS33 textbook for more

# In-package DRAM

- Built together with the processor and SOC
- Higher bandwidth
- Same latency



## Unveiling Details of Knights Landing

2<sup>nd</sup> half '15 1<sup>st</sup> commercial systems

3+ TFLOPS<sup>1</sup>
In One Package
Parallel Performance & Density

(Next Generation Intel® Xeon Phi™ Products)

**Platform Memory:** DDR4 Bandwidth and Capacity Comparable to Intel® Xeon® Processors

**Compute:** Energy-efficient IA cores<sup>2</sup>

- Microarchitecture enhanced for HPC<sup>3</sup>
- **3X** Single Thread Performance vs Knights Corner<sup>4</sup>

#### **On-Package Memory:**

- up to **16GB** at launch
- **1/3X** the Space<sup>6</sup>
- **5X** Bandwidth vs DDR4<sup>7</sup>
- **5X** Power Efficiency<sup>6</sup>

Jointly Developed with Micron Technology


All products, compute double-precision perfo

point operations per second per cycle. . 'Modified version of Intel® Silvermont microarchitecture currently found in Intel® Atom Intel® processors. Include AVX512 and 4 threads/core support. <sup>4</sup>Projected peak theoretical single-thread performance relative to 1st Generation Intel® Xeon Phi™ Coprocessor 7120P (formerly codenamed Knights Corner). <sup>5</sup>Binary Compatible with Intel Xeon processors using Haswell Instruction Set (except TSX). <sup>6</sup>Projected results based on internal Intel analysis of Knights Landing memory vs Knights Corner (GDDR5). <sup>7</sup>Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory only with all channels

Conceptual—Not Actual Package Layout


# Why Banshee

- Bandwidth bound modern applications
  - Graph and Machine Learning algorithms, Sparse Lin. Alg. HPC Code
- Need Caching because expensive
- Leverages ~4x bandwidth boost of in-package RAM
  - From Intel's Knight
  - Not latency-focus
- Large Pages suppo



## How Banshee

- Software and Hardware
- TLB/PTE Extension
- Tag Buffer
  - Coherence
- Sampling-based counter
  - Meta-data in DRAM cache
- Frequency-based replacement



# Architecture melding Hardware and Software

#### • Just Hardware:

- Quickly adaptive to changing program behavior
- Dumb 'algorithm' (replace every time)

#### Just Software:

- Smart at predicting what data to cache
- Memory write time overhead so runs only every so often

#### • Banshee:

- Hardware tag buffer; lazy TLB coherence protocol; tracks miss rate
- If buffer filled, consult software for how to replace

# Algorithm

- Decide whether to sample
  - Check if in metadata
    - Increment count
    - If candidate, check if above threshold
    - Check overflow
  - Decide whether to add as candidate

#### Algorithm 1: Cache Replacement Algorithm

```
1 Input: tag
2 #rand(): random number between 0 and 1.0
3 if rand() < recent miss rate \times sampling coeff then
       meta = dram_cache.loadMetadata(tag)
       if tag in meta then
           meta[tag].count ++
           if tag in meta.candidates and meta[tag].count >
7
            meta.cached.minCount() + threshold then
               replace the cached page having the minimal
8
                 counter with the accessed page
           end
           if meta[tag].count == max count then
10
               # Counter overflow, divide by 2
11
               forall t in meta.tags do
12
                   meta[t].count \neq 2
13
               end
14
15
           dram_cache.storeTag(tag, metadata)
16
       else
17
           victim = random page in meta.candidates
18
           if rand() < 1 / victim.count then
19
               victim.tag = tag
20
               victim.count = 1
21
               dram_cache.storeTag(tag, metadata)
22
           end
23
24
       end
25 end
```

## DRAM Cache




Figure 3: 4-way associative DRAM cache layout (not drawn to scale).

## PTE and TLB Extension bits

- Physical address are same for in and off package RAM
  - Address consistency issue => on-chip cache scrubbing
- Cached bit: In-package?
- Way bit: Where in package?
- Overhead: 4-way associative = 2 way bits + 1 cached bit = 3 bits
  - 4% for TLB
  - 0% for PTE (since it has unused bits)

# Tag buffer

- Physical address as tag
- Cached bit
- Way bit
- Valid bit
- Remap bit

# Speed

- Over 3x faster with page rank program than no cache
- Faster than only in-package RAM (LOL?)
  - Because both in and off package = more throughput
- VS. Competing algorithms/architecture
  - 68.9% speedup over Unison Cache
  - 26.1% over TDC
  - 15.0% over Alloy Cache

#### Links

- MIT News article: <a href="http://news.mit.edu/2017/new-high-capacity-data-caches-more-efficient-1023">http://news.mit.edu/2017/new-high-capacity-data-caches-more-efficient-1023</a>
- Paper: <a href="https://arxiv.org/abs/1704.02677">https://arxiv.org/abs/1704.02677</a>
- Pics: AncientPages.com, Intel, speedtest.net, LinkedIn