# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <<a href="Peter.Sewell@cl.cam.ac.uk">Peter.Sewell@cl.cam.ac.uk</a>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Luke Kenneth Casson Leighton
Your email address (optional)
lkcl@lkcl.net
Your organisation *
Independent Software and Hardware Libre Developer
Your role *
Full transparent, auditable, independent and accountable processor development

n/a	 		

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)		•		
Floating point	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use as an emulator	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use as a test oracle in tandem verification	$\bigcirc$	•	$\bigcirc$	
Generation of theorem-prover definitions for proof	•	$\circ$		$\circ$
Use for lightweight formal verification (bounded model-checking etc.)		•		$\circ$
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	
Use in test generation	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use for hardware synthesis	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	•	$\circ$	$\bigcirc$	$\bigcirc$
Ease of	•	$\bigcirc$	$\bigcirc$	

Ease of extensibility			
Plans for long-term development and maintenance	•		
Comments on an			

### The Candidate Formal Models

For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.

## Forvis (Bluespec)

	Good	Adequate	Inadequate
Overall, is the Forvis spec:	$\bigcirc$	$\bigcirc$	•

#### Forvis - comments

the answer is the same for all of the formal models: it is too early to make a decision. each of the models is extremely good: it's just that they're (all of them) incomplete (still under development in some way). in addition, i think you'll find that even \*making\* a choice will result in that team becoming a critical dependency \*for the entire RISC-V ecosystem\*. if they're an academic team, that's unfortunate: once the project no longer receives funding or the research project ends, then so does RISC-V "conformance". and if they're a Corporation, the Corporation may manipulate the RISC-V ecosystem for profit-maximising purposes, and if it goes bust, the project ends, and so does RISC-V "conformance". so not only is it a bad idea to pick one \*right now\*, it's a bad idea to pick only \*ONE\* of these formal verification suites \*at all\*. instead it would be far, far better for the RISC-V Formal Verification Group to develop a \*STANDARD\* for Formal Verification, to which \*\*ALL\*\* of these may comply. that's what a Standards Organisation does: develop \*STANDARDS\*, \*NOT\* select some random codebase off the internet and say "here! this is now a standard!". so you need to define the \*expected results\*, in sufficient detail and with sufficient clarity such that \*ALL\* of the FIVE formal models may conform and comply with it, in a machine-executable fashion. if that's too challenging, then at least some human-verifiable expectations may be defined.

### **GRIFT** (Galois)

	Good	Adequate	Inadequate
Overall, is the GRIFT spec:	$\bigcirc$	$\bigcirc$	•

#### **GRIFT** - comments

the answer is the same for all of the formal models: it is too early to make a decision. each of the models is extremely good: it's just that they're (all of them) incomplete (still under development in some way). in addition, i think you'll find that even \*making\* a choice will result in that team becoming a critical dependency \*for the entire RISC-V ecosystem\*. if they're an academic team, that's unfortunate: once the project no longer receives funding or the research project ends, then so does RISC-V "conformance". and if they're a Corporation, the Corporation may manipulate the RISC-V ecosystem for profit-maximising purposes, and if it goes bust, the project ends, and so does RISC-V "conformance". so not only is it a bad idea to pick one \*right now\*, it's a bad idea to pick only \*ONE\* of these formal verification suites \*at all\*. instead it would be far, far better for the RISC-V Formal Verification Group to develop a \*STANDARD\* for Formal Verification, to which \*\*ALL\*\* of these may comply. that's what a Standards Organisation does: develop \*STANDARDS\*, \*NOT\* select some random codebase off the internet and say "here! this is now a standard!". so you need to define the \*expected results\*, in sufficient detail and with sufficient clarity such that \*ALL\* of the FIVE formal models may conform and comply with it, in a machine-executable fashion. if that's too challenging, then at least some human-verifiable expectations may be defined.

### Sail (SRI/Cambridge)

	Good	Adequate	Inadequate
Overall, is the Sail spec:		$\bigcirc$	•

#### Sail - comments

the answer is the same for all of the formal models: it is too early to make a decision. each of the models is extremely good: it's just that they're (all of them) incomplete (still under development in some way). in addition, i think you'll find that even \*making\* a choice will result in that team becoming a critical dependency \*for the entire RISC-V ecosystem\*. if they're an academic team, that's unfortunate: once the project no longer receives funding or the research project ends, then so does RISC-V "conformance". and if they're a Corporation, the Corporation may manipulate the RISC-V ecosystem for profit-maximising purposes, and if it goes bust, the project ends, and so does RISC-V "conformance". so not only is it a bad idea to pick one \*right now\*, it's a bad idea to pick only \*ONE\* of these formal verification suites \*at all\*. instead it would be far, far better for the RISC-V Formal Verification Group to develop a \*STANDARD\* for Formal Verification, to which \*\*ALL\*\* of these may comply. that's what a Standards Organisation does: develop \*STANDARDS\*, \*NOT\* select some random codebase off the internet and say "here! this is now a standard!". so you need to define the \*expected results\*, in sufficient detail and with sufficient clarity such that \*ALL\* of the FIVE formal models may conform and comply with it, in a machine-executable fashion. if that's too challenging, then at least some human-verifiable expectations may be defined.

### RISC-V-PLV (MIT)

	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	$\bigcirc$	$\bigcirc$	•

#### RISC-V-PLV - comments

the answer is the same for all of the formal models: it is too early to make a decision. each of the models is extremely good: it's just that they're (all of them) incomplete (still under development in some way). in addition, i think you'll find that even \*making\* a choice will result in that team becoming a critical dependency \*for the entire RISC-V ecosystem\*. if they're an academic team, that's unfortunate: once the project no longer receives funding or the research project ends, then so does RISC-V "conformance". and if they're a Corporation, the Corporation may manipulate the RISC-V ecosystem for profit-maximising purposes, and if it goes bust, the project ends, and so does RISC-V "conformance". so not only is it a bad idea to pick one \*right now\*, it's a bad idea to pick only \*ONE\* of these formal verification suites \*at all\*. instead it would be far, far better for the RISC-V Formal Verification Group to develop a \*STANDARD\* for Formal Verification, to which \*\*ALL\*\* of these may comply. that's what a Standards Organisation does: develop \*STANDARDS\*, \*NOT\* select some random codebase off the internet and say "here! this is now a standard!". so you need to define the \*expected results\*, in sufficient detail and with sufficient clarity such that \*ALL\* of the FIVE formal models may conform and comply with it, in a machine-executable fashion. if that's too challenging, then at least some human-verifiable expectations may be defined.

### Kami (SiFive)

	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\bigcirc$	$\bigcirc$	•

#### Kami - comments

the answer is the same for all of the formal models: it is too early to make a decision. each of the models is extremely good: it's just that they're (all of them) incomplete (still under development in some way). in addition, i think you'll find that even \*making\* a choice will result in that team becoming a critical dependency \*for the entire RISC-V ecosystem\*. if they're an academic team, that's unfortunate: once the project no longer receives funding or the research project ends, then so does RISC-V "conformance". and if they're a Corporation, the Corporation may manipulate the RISC-V ecosystem for profit-maximising purposes, and if it goes bust, the project ends, and so does RISC-V "conformance". so not only is it a bad idea to pick one \*right now\*, it's a bad idea to pick only \*ONE\* of these formal verification suites \*at all\*. instead it would be far, far better for the RISC-V Formal Verification Group to develop a \*STANDARD\* for Formal Verification, to which \*\*ALL\*\* of these may comply. that's what a Standards Organisation does: develop \*STANDARDS\*, \*NOT\* select some random codebase off the internet and say "here! this is now a standard!". so you need to define the \*expected results\*, in sufficient detail and with sufficient clarity such that \*ALL\* of the FIVE formal models may conform and comply with it, in a machine-executable fashion. if that's too challenging, then at least some human-verifiable expectations may be defined.

Any additional con	nments
--------------------	--------

This content is neither created nor endorsed by Google.

Google Forms

V------

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name ^
Josh Scheid
Your email address (optional)
jscheid@ventanamicro.com
Your organisation *
Ventana Micro Systems
Your role *
Engineer

	The group you are speaking for, if any
_	

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)	•			
Floating point	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use as an emulator	$\bigcirc$	$\bigcirc$		$\bigcirc$
Use as a test oracle in tandem verification	$\bigcirc$	•	$\bigcirc$	
Generation of theorem-prover definitions for proof			•	$\bigcirc$
Use for lightweight formal verification (bounded model-checking etc.)		•		
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use for hardware synthesis	$\circ$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	•	$\circ$	$\bigcirc$	$\bigcirc$
Ease of	$\bigcirc$	•		$\bigcirc$

Ease of extensibility			
Plans for long-term development and maintenance	•		
Comments on any	of the abo	ve	
The intent behind the co specification should be appear as complementa	explicit. This	will help guide	

### The Candidate Formal Models

For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.

## Forvis (Bluespec)

	Good	Adequate	Inadequate
Overall, is the Forvis spec:	$\bigcirc$		•
Forvis - comments			
Concurrency.			

GRIFT (Galois)			
	Good	Adequate	Inadequate
Overall, is the GRIFT spec:	$\bigcirc$		•
GRIFT - comments			
Privilege levels and concur	rency.		
Sail (SRI/Cambridge)			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	$\bigcirc$	•	
Sail - comments			
RISC-V-PLV (MIT)			
	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	$\circ$		•
RISC-V-PLV - commer	nts		
Concurrency.			

## Kami (SiFive)

	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\bigcirc$		•
Kami - comments			
Privilege levels and cond	currency.		
Any additional com	ments		

This content is neither created nor endorsed by Google.

Google Forms

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Chuanhua Chang
Your email address (optional)
chchang@andestech.com
Your organisation *
Andes Technology
Your role *
Senior director of RD/Architecture

The group you are speaking for, if any	

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)				•
Floating point	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use as an emulator	•	$\bigcirc$		$\bigcirc$
Use as a test oracle in tandem verification	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Generation of theorem-prover definitions for proof		•		
Use for lightweight formal verification (bounded model-checking etc.)		•		
Use in documentation, and readability	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use for hardware synthesis	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies		$\circ$	$\circ$	$\circ$
Ease of	•	$\bigcirc$	$\bigcirc$	

Ease of extensibility

The Candidate Formal Models  For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.  Forvis (Bluespec)  Good Adequate Inadequate  Overall, is the Forvis spec:  Good Adequate Inadequate  Overall, is the GRIFT Good Adequate Inadequate  Overall, is the GRIFT Good Adequate Inadequate	Plans for long-term development and maintenance	•		
For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.  Forvis (Bluespec)  Good Adequate Inadequate  Overall, is the Forvis spec:  Forvis - comments  Good Adequate Inadequate  Overall, is the GRIFT Good Adequate Inadequate	Comments on any	of the above		
For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.  Forvis (Bluespec)  Good Adequate Inadequate  Overall, is the Forvis spec:  Forvis - comments  Good Adequate Inadequate  Overall, is the GRIFT Good Adequate Inadequate				
For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.  Forvis (Bluespec)  Good Adequate Inadequate  Overall, is the Forvis spec:  Forvis - comments  Good Adequate Inadequate  Overall, is the GRIFT Good Adequate Inadequate				
For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.  Forvis (Bluespec)  Good Adequate Inadequate  Overall, is the Forvis spec:  Forvis - comments  Good Adequate Inadequate  Overall, is the GRIFT Good Adequate Inadequate				
good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.  Forvis (Bluespec)  Good Adequate Inadequate  Overall, is the Forvis spec:  Forvis - comments  GRIFT (Galois)  Good Adequate Inadequate  Overall, is the GRIFT	The Candidate Form	nal Models		
Overall, is the Forvis spec:  Forvis - comments  Good Adequate Inadequate  GRIFT (Galois)  Good Adequate Inadequate  Overall, is the GRIFT				
Overall, is the Forvis spec:  Forvis - comments  GRIFT (Galois)  Good Adequate Inadequate  Overall, is the GRIFT	Forvis (Bluespec)			
Forvis - comments  GRIFT (Galois)  Good Adequate Inadequate  Overall, is the GRIFT		Good	Adequate	Inadequate
GRIFT (Galois)  Good Adequate Inadequate  Overall, is the GRIFT		$\bigcirc$	•	
Good Adequate Inadequate  Overall, is the GRIFT	Forvis - comments			
Good Adequate Inadequate  Overall, is the GRIFT				
Overall, is the GRIFT	GRIFT (Galois)			
		Good	Adequate	Inadequate
		$\bigcirc$	•	$\bigcirc$

GRIFT - comments			
Sail (SRI/Cambridge)			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•	$\bigcirc$	$\circ$
Sail - comments			
More features, good readabi	lity, can generate C		
RISC-V-PLV (MIT)	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	$\bigcirc$	•	$\bigcirc$
RISC-V-PLV - comment	S		
Kami (SiFive)	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\bigcirc$		•

Kami - comments
Any additional comments

This content is neither created nor endorsed by Google.

Google Forms

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Frédéric Pétrot
Your email address (optional)
frederic.petrot@univ-grenoble-alpes.fr
Your organisation *
Grenoble-INP TIMA Laboratory
Your role *
Professor

None	 		

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)	•			
Floating point	$\bigcirc$	$\bigcirc$	$\circ$	•
Use as an emulator	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use as a test oracle in tandem verification	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Generation of theorem-prover definitions for proof		•		
Use for lightweight formal verification (bounded model-checking etc.)		•		$\circ$
Use in documentation, and readability	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Use for hardware synthesis	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	•	$\circ$	$\bigcirc$	$\circ$
Ease of	$\bigcirc$	•	$\bigcirc$	

Ease of extensibility				
Plans for long-term development and maintenance			$\bigcirc$	
Comments on any o	of the abov	e		
The Candidate Forn	nal Models			
For each of the candidate good, adequate, or inadequ		·		
Forvis (Bluespec)				
	Good	Adequ	ate	Inadequate
Overall, is the Forvis spec:	0			•
Forvis - comments				
Supports neither instruc	tion encoding	s and asm syntax	nor conco	curency
GRIFT (Galois)				
· · · · (ca.e.e,	Good	Adequ	ate	
				Inadequate

GRIFT - comments			
Seems to support the least	features among the	tools you propose	
Sail (SRI/Cambridge)			
(1 , 11 1 3 1)	Good	Adequate	Inadaguata
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•	$\bigcirc$	$\bigcirc$
Sail - comments			
The tool covers encodings a	and concurrency, ge	neration for theorem	provers, and is
the fastest one in simulation			p. 6 v 6. 6, a. a.
RISC-V-PLV (MIT)			
	Good	Adequate	Inadequate
Overall, is the RISC-		$\bigcirc$	
V-PLV spec:			
RISC-V-PLV - commen	ts		
Does not cover most of the right (concurrency).	things I feel interes	ing (encoding) or ve	ry hard to have
3 - (			
Kami (SiFive)			
	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\bigcirc$	•	$\bigcirc$

K	aπ	ni -		or	nn	00	nts
n	aн	11 -	• ( :)	()I		10	1115

Covers half my needs!

## Any additional comments

Note that I am not an expert in formal stuff, and that my analysis comes from your comparison chart, not from my own experience.

This content is neither created nor endorsed by Google.

Google Forms

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Tariq Kurd
Your email address (optional)
tariq.kurd@huawei.com
Your organisation *
Huawei
Your role *
CPU Architect

The group	ou are s	neaking	for	if any	,
THE GIVUP	you are 3	pcaking	101,	II ally	y

Huawei RISC-V development

How important is each aspect of a formal ISA specification for RISC-V?

Ease of extensibility

Plans for long-term development and maintenance	•		
Comments on any	of the above		
The Candidate For	mal Models		
For each of the candidate good, adequate, or inadeq			
Forvis (Bluespec)			
	Good	Adequate	Inadequate
Overall, is the Forvis spec:	$\bigcirc$		
Forvis - comments			
too slow			
GRIFT (Galois)			
	Good	Adequate	Inadequate
Overall, is the GRIFT spec:	$\bigcirc$	$\bigcirc$	•

GRIFT - comments			
too slow			
- 11/2-1/2			
Sail (SRI/Cambridge)			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•	$\bigcirc$	$\bigcirc$
Sail - comments			
Faster, specification languag	e is better		
RISC-V-PLV (MIT)			
()	Good	Adequate	Inadequate
	0000	Adequate	madequate
Overall, is the RISC- V-PLV spec:		$\bigcirc$	
RISC-V-PLV - comment	S		
too slow			
K (0:5: )			
Kami (SiFive)			
	Good	Adequate	Inadequate
Overall, is the Kami			$\odot$

Kami - comments
unknown speed, no privilege level support?
Any additional comments
Still need SAIL to support F-extension, otherwise it's the best

This content is neither created nor endorsed by Google.

Google Forms

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
andrew dellow
Your email address (optional)
Your organisation * hisilicon
Your role *
chief security architect

The group you are speaking for, if any

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)	•			
Floating point	$\bigcirc$	$\bigcirc$		$\bigcirc$
Use as an emulator	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use as a test oracle in tandem verification	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Generation of theorem-prover definitions for proof		•		$\bigcirc$
Use for lightweight formal verification (bounded model-checking etc.)	•			
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	•	$\bigcirc$	
Use for hardware synthesis	$\odot$	$\bigcirc$	$\bigcirc$	$\bigcirc$
Licencing, tool ecosystem, dependencies	$\bigcirc$	•	$\bigcirc$	$\circ$
Ease of	$\bigcirc$	•		$\bigcirc$

extensibility			
Plans for long-term development and maintenance	•		
Comments on any o	of the above		
The Candidate Forn	nal Models		
For each of the candidate good, adequate, or inadequ			
Forvis (Bluespec)			
	Good	Adequate	Inadequate
Overall, is the Forvis			
spec:	O		
Forvis - comments	0	•	
Forvis - comments	Good	Adequate	Inadequate

GRIFT - comments			
Sail (SRI/Cambridge)			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•		$\bigcirc$
Sail - comments			
RISC-V-PLV (MIT)			
	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	$\bigcirc$	•	
RISC-V-PLV - comme	nts		
Kami (SiFive)			
Nami (Sii ive)	Good	Adequate	Inadequate
Overall, is the Kami	<u> </u>		• • • • • • • • • • • • • • • • • • •

Kami - comments
Any additional comments

This content is neither created nor endorsed by Google.

Google Forms

V------

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name ^
Håkan Thörngren
Your email address (optional)
hth313@gmail.com
Your organisation *
Coming startup
Your role *
Principal developer

•	ne grou	ip you ai	е зреакі	ng for, if	arry		

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Single-core concurrency (instruction cache behaviour, interrupts, etc.)			•	
Floating point	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use as an emulator	$\bigcirc$	$\bigcirc$		•
Use as a test oracle in tandem verification	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Generation of theorem-prover definitions for proof				•
Use for lightweight formal verification (bounded model-checking etc.)				•
Use in documentation, and readability	$\bigcirc$	•	$\bigcirc$	$\circ$
Use in test generation	•	$\bigcirc$	$\bigcirc$	
Use for hardware synthesis	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Licencing, tool ecosystem, dependencies	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Ease of	ledo	$\bigcirc$	$\bigcirc$	

09/08/2019, 13:55 42 of 75

Ease of extensibility			
Plans for long-term development and maintenance	•		
Comments on an			

#### The Candidate Formal Models

For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.

### Forvis (Bluespec)

	Good	Adequate	Inadequate
Overall, is the Forvis spec:	•	$\bigcirc$	

#### Forvis - comments

Haskell is a strongly desired by me and Forvis has is a permissive license. It seems quite well executed. I can definitely see this one would be useful to me and it should serve well as a formal model.

GRIFT (Galois)			
	Good	Adequate	Inadequate
Overall, is the GRIFT spec:	$\circ$		•
GRIFT - comments			
GPL, totally unusable for program of the specification to be at least and there is a wide grey zo or not, but many commerce alternatives without this prone.	definitely see the t partially include one. People may cial users will be	nat there are chance for led in actual products, y say that a license will e very careful with this,	or an executable test or development say what is allowed and there are
Sail (SRI/Cambridge)	)		
	Good	Adequate	Inadequate
Overall, is the Sail spec:	$\bigcirc$	•	
Sail - comments			
I put it on Adequate, I have and will have most use fo			
RISC-V-PLV (MIT)			

Adequate

•

Inadequate

Good

Overall, is the RISC-

V-PLV spec:

#### RISC-V-PLV - comments

Haskell, permissive license, but it is an academic project and to me such projects are often orphaned as soon as the academic interest shifts, as it often does. Lots of good stuff come out of academia, but it is often not entirely complete or long-term.

Good	Adequate	Inadequate
cation, see commen	ts about Sail.	
nts		
		cation, see comments about Sail.

This content is neither created nor endorsed by Google.

Google Forms

### RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <<a href="Peter.Sewell@cl.cam.ac.uk">Peter.Sewell@cl.cam.ac.uk</a>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Nathan Studer
Your email address (optional)
Nathan.Studer@DornerWorks.com
Your organisation *
DornerWorks
Your role *
Senior Engineer

The group you are speaking for, if any	

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	$\bigcirc$	•	
Multicore concurrency (RVWM0+ZTS0)	$\bigcirc$	•	$\bigcirc$	$\circ$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)		•		
Floating point	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Use as an emulator	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use as a test oracle in tandem verification	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Generation of theorem-prover definitions for proof		$\circ$		•
Use for lightweight formal verification (bounded model-checking etc.)				•
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Use for hardware synthesis	$\circ$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	•	$\circ$	$\bigcirc$	$\circ$
Ease of	•	$\bigcirc$		$\bigcirc$

Ease of extensibility

Plans for long-term development and maintenance	•		
Comments on any	of the above		
The Candidate For	mal Models		
For each of the candidate good, adequate, or inadec			
Forvis (Bluespec)			
	Good	Adequate	Inadequate
Overall, is the Forvis spec:	•		
Forvis - comments			
GRIFT (Galois)			
	Good	Adequate	Inadequate
Overall, is the GRIFT spec:	$\bigcirc$	$\bigcirc$	•

GRIFT - comments			
Sail (SRI/Cambridge	e)		
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•		
Sail - comments			
RISC-V-PLV (MIT)	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:			
RISC-V-PLV - comme	ents		
Kami (SiFive)			
	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\bigcirc$	•	$\bigcirc$

Kami - comments
Any additional comments

This content is neither created nor endorsed by Google.

Google Forms

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Jesse Millwood
Your email address (optional)
jesse.millwood@dornerworks.com
Your organisation *
DornerWorks
Your role *
Embedded Software Engineer

THE G	roup y	ou are	speaki	rig roi,	папу			
						The group you are speaking for, if any		

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)		•		
Floating point	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Use as an emulator	$\bigcirc$	$\bigcirc$	•	
Use as a test oracle in tandem verification	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Generation of theorem-prover definitions for proof	•	$\bigcirc$		$\bigcirc$
Use for lightweight formal verification (bounded model-checking etc.)	•			
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Use for hardware synthesis	$\circ$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	•	$\circ$	$\bigcirc$	$\circ$
Ease of	•	$\bigcirc$		

Ease of

extensibility			
Plans for long-term development and maintenance	•	0 0	
Comments on any o	of the above	9	
The Candidate Forn	nal Models		
For each of the candidate to good, adequate, or inadequ			
Forvis (Bluespec)			
	Good	Adequate	Inadequate
Overall, is the Forvis spec:	$\bigcirc$		
Forvis - comments			
GRIFT (Galois)			
	Good	Adequate	Inadequate

GRIFT - comments			
Sail (SRI/Cambridge	)		
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•		
Sail - comments			
RISC-V-PLV (MIT)			
MOC VI LV (MIT)	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	O		
RISC-V-PLV - comme	ents		
Kami (SiFive)			
	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\bigcirc$	•	$\bigcirc$

Kami - comments
Any additional comments

This content is neither created nor endorsed by Google.

Google Forms

V------

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Andrew Tolmach
Your email address (optional)
Tour email address (optional)
tolmach@pdx.edu
Your organisation *
Portland State University
Your role *
Professor

The group you are speaking for, if any	

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)		•		
Floating point	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Use as an emulator	•	$\bigcirc$		$\bigcirc$
Use as a test oracle in tandem verification	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Generation of theorem-prover definitions for proof	•			$\circ$
Use for lightweight formal verification (bounded model-checking etc.)	•			
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Use for hardware synthesis	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	$\bigcirc$	•	$\circ$	$\circ$
Ease of	•	$\bigcirc$	$\bigcirc$	$\bigcirc$

Ease of extensibility				
Plans for long-term development and maintenance	•			
Comments on an	y of the abov	⁄e		
Obviously, each of the important to me.	ese may be cruc	ial to someboo	ly: I've answered	what is

#### The Candidate Formal Models

For each of the candidate formal models, please give your overall view for whether it would be good, adequate, or inadequate for the needs of the RISC-V ecosystem, explaining why.

### Forvis (Bluespec)

	Good	Adequate	Inadequate
Overall, is the Forvis spec:	$\bigcirc$	•	$\bigcirc$

#### Forvis - comments

Uses Haskell to good effect without (hopefully) scaring off readers more used to conventional ISA descriptions. But I'm not sure how easy it will be to extract definitions suitable for use in a theorem prover.

GRIFT (Galois)			
	Good	Adequate	Inadequate
Overall, is the GRIFT spec:			•
GRIFT - comments			
Only accessible to Haskell e	xperts.		
Sail (SRI/Cambridge)			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	$\bigcirc$	•	$\bigcirc$
Sail - comments			
Probably the best choice at heavy-weight for the minima produce very idiomatic defin	al subsets of the ISA	A. Current extraction	to Coq does not
		······································	
RISC-V-PLV (MIT)			
	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	$\bigcirc$	•	$\bigcirc$

#### RISC-V-PLV - comments

Similar to Forvis, but requires somewhat more Haskell expertise to read (OK for me, but probably not ideal for broader community).

1/	(O:E: - )
k amı	SIFIVA
ixaiiii (	(SiFive)

	Good	Adequate	Inadequate
Overall, is the Kami spec:			
Kami - comments			
Organization focused on very accessible to broad	•	so natural for other pur	rposes. Coq is not
Any additional com	ments		

This content is neither created nor endorsed by Google.

Google Forms

# RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Edwin Török
Your email address (optional)
edwin@etorok.net
Your organisation *
-
Your role *
Software Engineer

THE G	roup y	ou are	speaki	rig roi,	папу			
						The group you are speaking for, if any		

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Assembly syntax and encoding specification	$\bigcirc$	•	$\circ$	$\bigcirc$
Multicore concurrency (RVWMO+ZTSO)	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)			•	
Floating point	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Use as an emulator	$\bigcirc$	•		$\bigcirc$
Use as a test oracle in tandem verification	$\bigcirc$	•	$\bigcirc$	$\bigcirc$
Generation of theorem-prover definitions for proof		•		
Use for lightweight formal verification (bounded model-checking etc.)		•		$\bigcirc$
Use in documentation, and readability	$\circ$	•	$\circ$	$\bigcirc$
Use in test generation	$\bigcirc$	•		$\bigcirc$
Use for hardware synthesis	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Licencing, tool ecosystem, dependencies		•		$\bigcirc$
Ease of	$\bigcirc$	•	$\bigcirc$	

extensibility				
Plans for long-term development and maintenance	$\bigcirc$	•		
Comments on any	of the abov	ve .		
T. 0		_		
I bo / obdidata Lari				
The Candidate Fori	mai wodei	S		
For each of the candidate	formal models	s, please give your		
For each of the candidate good, adequate, or inadeq	formal models	s, please give your		
For each of the candidate good, adequate, or inadeq	formal models	s, please give your	ecosystem, e	
For each of the candidate good, adequate, or inadeq Forvis (Bluespec)  Overall, is the Forvis	formal models uate for the ne	s, please give your eeds of the RISC-V	ecosystem, e	explaining why.
For each of the candidate good, adequate, or inadeq Forvis (Bluespec)	formal models uate for the ne	s, please give your eeds of the RISC-V	ecosystem, e	explaining why.
For each of the candidate good, adequate, or inadeq Forvis (Bluespec)  Overall, is the Forvis spec:	formal models uate for the ne	s, please give your eeds of the RISC-V	ecosystem, e	explaining why.
	formal models uate for the ne Good	s, please give your eeds of the RISC-V Adeq	ecosystem, e	explaining why.
For each of the candidate good, adequate, or inadeq Forvis (Bluespec)  Overall, is the Forvis spec:	formal models uate for the ne Good	s, please give your eeds of the RISC-V Adeq	ecosystem, e	explaining why.
For each of the candidate good, adequate, or inadeq Forvis (Bluespec)  Overall, is the Forvis spec:  Forvis - comments  Concurrency and synthe	formal models uate for the ne Good	s, please give your eeds of the RISC-V Adeq	ecosystem, e	explaining why.
For each of the candidate good, adequate, or inadeq Forvis (Bluespec)  Overall, is the Forvis spec:	formal models uate for the ne Good	s, please give your eeds of the RISC-V Adeq	ecosystem, e	explaining why.

GRIFT - comments			
A more permissive license m	ight encourage mo	re collaboration	
Sail (SRI/Cambridge)			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	•		0
Sail - comments			
Ticks all the boxes. Floating   HardCaml.	point might be nice,	and also some inte	gration with
RISC-V-PLV (MIT)			
	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	$\bigcirc$	•	$\circ$
RISC-V-PLV - comments	S		
Concurrency support would be	oe nice		
Kami (SiFive)			
	Good	Adequate	Inadequate
Overall, is the Kami spec:	$\circ$	•	$\bigcirc$

Kami - comments
Coverage of privilege levels would be nice
Any additional comments

This content is neither created nor endorsed by Google.

Google Forms

### RISC-V Formal ISA Specification Public Review: Survey

For this public review, please first read the README and the descriptions of the current status of the various models at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review</a>, and the comparison table at <a href="https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master">https://github.com/riscv/ISA\_Formal\_Spec\_Public\_Review/blob/master</a><a href=

This survey is organised by the RISC-V Formal ISA Specification Task Group and the University of Cambridge (contacts: Nikhil, Task Group Chair <nikhil@bluespec.com> and Peter Sewell <Peter.Sewell@cl.cam.ac.uk>). The intention is to publish all responses to this survey, attributed to the names and contact details provided. In submitting a response you consent to this occurring; if you do not wish this to happen please do not complete the survey. For more details on how we will handle your personal information, please see <a href="https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data">https://www.information-compliance.admin.cam.ac.uk/data-protection/general-data</a>.

Your name *
Jan Paesmans
Your email address (optional)
Your organisation * Verotech
Your role *
Senior consultant

V------

	The group you are speaking for, if any
_	

How important is each aspect of a formal ISA specification for RISC-V?

	Very important	Important	Not very important	No opinion
Functional coverage of ISA	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Assembly syntax and encoding specification	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Multicore concurrency (RVWMO+ZTSO)	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Single-core concurrency (instruction cache behaviour, interrupts, etc.)	•			
Floating point	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Use as an emulator	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Use as a test oracle in tandem verification	$\bigcirc$	$\bigcirc$	$\bigcirc$	•
Generation of theorem-prover definitions for proof		•		$\bigcirc$
Use for lightweight formal verification (bounded model-checking etc.)		•		$\bigcirc$
Use in documentation, and readability	•	$\bigcirc$	$\bigcirc$	$\bigcirc$
Use in test generation	$\bigcirc$	$\bigcirc$	•	$\bigcirc$
Use for hardware synthesis	$\circ$	$\bigcirc$	•	$\bigcirc$
Licencing, tool ecosystem, dependencies	•	$\circ$	$\bigcirc$	$\circ$
Ease of	$\bigcirc$	•		$\bigcirc$

Ease of

extensibility			
Plans for long-term development and maintenance	•		
Comments on any o	of the above	9	
The Candidate Forn	nal Models		
For each of the candidate f			
good, adequate, or inadequate, or in	iate for the nee	as of the RISC-V ecosyste	m, explaining wny.
	Good	Adequate	Inadequate
Overall, is the Forvis spec:	•		
Forvis - comments			
GRIFT (Galois)			
	Good	Adequate	Inadequate
Overall, is the GRIFT spec:	$\bigcirc$	$\bigcirc$	$\bigcirc$

GRIFT - comments			
Sail (SDI/Cambridge	<b>.</b>		
Sail (SRI/Cambridge			
	Good	Adequate	Inadequate
Overall, is the Sail spec:	$\bigcirc$		
Sail - comments			
RISC-V-PLV (MIT)			
	Good	Adequate	Inadequate
Overall, is the RISC- V-PLV spec:	•		
RISC-V-PLV - comme	ents		
Kami (SiFive)			
(5(5	Good	Adequate	Inadequate
	Joou	Auequate	mauequate
Overall, is the Kami spec:		$\bigcirc$	

Kami - comments
Any additional comments

This content is neither created nor endorsed by Google.

Google Forms