VHDL-AMS Quick Reference

Mentor Graphics web site:

www.mentor.com

Mentor Graphics Support:

North America Phone: 1-800-547-4303 www.mentor.com/supportnet

Worldwide

www.mentor.com/supportnet/support_offices.html



IEEE VHDL-AMS 1076.1 is the premier industry standard mixed-signal high-level description language for electronic and multi-domain systems. This short reference describes the principal features of the language. Complete information is contained in the IEEE publication *IEEE Standard VHDL Analog and Mixed-Signal Extensions*, ISBN 0-7381-1640-8, from which this summary is derived.

The left hand column of each table is a general description and the right hand column contains explanations or examples. The following syntax conventions are used:

entity reserved words operand (operation operand) repeated items

 $[expression] \qquad \text{optional item} \qquad \qquad \text{identifier } \{\ , \dots \} \qquad \qquad \text{repeated items (dot notation)}$

letter | digit alternative selection ::= production rule

Design Units

[context_clause]	library DISCIPLINES; use DISCIPLINES.ELECTRICAL_SYSTEMS.all;
<pre>entity entity_name is [generic (parameter_list);] [port (port_list);] {declaration_part} [begin {passive_concurrent_statement}] end [entity] [entity_name];</pre>	<pre>entity comparator is generic (level : REAL := 2.5); port (terminal a, ref : ELECTRICAL; signal d : out BIT); begin assert level > 0.0 report "Level must be > 0.0" severity ERROR; end entity comparator;</pre>
[context_clause] architecture architecture_name of	architecture simple of comparator is quantity v across i through a to ref; begin v == 1.0E6*i; d <= '1' when v'ABOVE(level) else '0'; end architecture simple;
[context_clause] package package_name is declaration { ,} end [package] [package_name] ; [context_clause] package body package_name is declaration { ,} end [packagebody] [package_name] ;	<pre>package my_functions is function boolean2bit (b: BOOLEAN) return BIT; end package my_functions; package body my_functions is function boolean2bit (b:BOOLEAN) return BIT is begin if b= TRUE then return'1'; else return '0'; endif; end function boolean2bit; end package my_functions;</pre>

```
context_clause ::=
{ library library_name_list; }
{ use selected_name {, selected_name}; }

selected_name ::=
library_name. package_name. item_name |
library_name. item_name |
library_name. item_name |
library_name.all |
library_name.all |
```

Simultaneous Statements

```
[label :] expression == expression
                                                                v == res value * i;
                                                                f == m*x'DOT'DOT + k*x tolerance "mechanical mst";
                      [tolerance_aspect];
[label:] if condition use
                                                                if vmax = REAL'RIGHT use verr== vin;
    simultaneous_statement }
                                                                elsif vin > vmax
                                                                                   use verr== vmax;
{ elsif condition use
                                                                elsif vin < -vmax
                                                                                   use verr== -vmax ;
    simultaneous_statement } }
                                                                else
                                                                                   verr == vin :
                                                                end use:
    simultaneous statement } ]
end use [label];
[label:] case expression use
                                                                case din use
  when choice { | choice } =>
                                                                  when '0' => v == ron * i + vlo;
                                                                  when '1' => v == ron * i + vhi;
     { simultaneous_statement }
                                                                  when 'X'' => v == ron * i + vx;
    when choice { | choice } =>
                                                                  when 'Z' \Rightarrow v == roff * i + vx;
     { simultaneous_statement } }
end case [label];
                                                                end case:
[label:] procedural [ is ]
                                                                procedural is
                                                                  variable sum := 0.0;
begin
                                                                  for i in inp'RANGE loop
end procedural [ label ];
                                                                  end loop;
                                                                end procedural;
```

Concurrent Statements

```
[ process label :]
                                                                  pla: process (a, b)
process [ ( signal_name { , ...} ) ] [ is ]
                                                                  begin
   { process_declaration }
                                                                     s \le a \mathbf{xor} b;
                                                                  end process pla;
    sequential_declaration }
end process [ process_label ];
                                                                  p1b: process is
                                                                  begin
                                                                     s \le a \mathbf{xor} b;
                                                                     wait on a, b;
                                                                  end process p1b;
                                                                  check_up(clk=>phi, data=>enable);
[label:] procedure_name
[label:] assert boolean_expression
                                                                  assert not (res = '1' and eoc = '1')
                                                                         report "res and eoc can't be 1 at the same time"
        [ report string_expression]
        [ severity severity level];
                                                                         severity WARNING;
[label:] signal name <=
                                                                  y1 \le not a;
                                                                  y2 \le a after 5 ns;
waveform element [, waveform element];
                                                                  y3 \le 0.0, 1.0 after 250 ns;
```

<pre>with expression select signal_name < = [delay_mechanism] { waveform when choice { choice} , } waveform when choice { choice} ;</pre>	with sel select z>=d0 when "00" "11", d1 when others;
label: entity entity_name [(architecture_name)] [generic map (generic_association_list)] [port map (port_association_list)];	res1 : entity resistor (simple) generic map (res_value=> 1.0E3) port map (p => t1, m => t2);
label: [component] component_name [generic map (generic_association_list)] [port map (port_association_list)];	C : flipflop generic map (20 ns) port map (in_1, in_2, out_1, out_2);
[label :] break [break_list] [sensitivity_list] [when condition];	break on s when $Q > 2.0$;

Sequential Statements

```
[label:] wait [on signal list]
                                                                  wait until clk = '1' for 1.2 ns;
  [ until condition ] [ for time expression ];
[label:] assert boolean_expression
                                                                  assert res_value >= 100.0
        [ report string_expression]
                                                                    report "res_value is too small"
                                                                    severity ERROR;
        [ severity severity level];
                                                                  report "Entering function f1";
[label :] report string_expression
        [ severity severity_level];
[label :] signal_name <=
                                                                  y1 \le not a;
                                                                  y2 <= '1', '0' after ions;
  waveform_element {, waveform_element};
[label :] variable_name := expression ;
                                                                  count := count + 1;
[label:] procedure_name
                                                                  report_max_and_sum (samples);
        [(actual_parameter_list)];
[label:] if condition then
                                                                  max_ab : if a > b then
     { sequential statement }
                                                                    vmax := a;
  { elsif condition then
                                                                  else
     { sequential_statement } }
                                                                    vmax := b;
                                                                  end if max_ab;
     { sequential_statement } ]
end if [label];
[label:] case expression is
                                                                  case int is
  when choice { | choice } =>
                                                                    when 0 \Rightarrow \text{null};
     { sequential statement }
                                                                     when 1 \mid 2 \mid 7 \Rightarrow v := 6;
    when choice { | choice } =>
                                                                    when 3 to 6 => v := 8;
                                                                    when others => v := 0;
     { sequential_statement } }
end case [label];
                                                                  end case;
[label:] loop
                                                                  L: loop
    sequential statement }
                                                                     wait until clk = '1';
end loop [label];
                                                                    q \le d after 5 ns;
                                                                    exit L when NOW > 100 \text{ ms};
                                                                  end loop L;
[label:] while condition loop
                                                                  while mpier > 0.0 loop
  { sequential_statement }
                                                                    prod : = prod * mpcand ;
end loop [label];
                                                                    mpier : = mpier - 1.0;
                                                                  end loop;
```

<pre>[label :] for identifier in range loop { sequential_statement } end loop [label] ;</pre>	<pre>for i in 15 downto 0 loop vector(i) := i * 2.0; end loop;</pre>
[label:] break [break_list] [when condition];	break;

Object Declarations

<pre>constant name_list : type_or_subtype_name</pre>	<pre>constant clk_period : TIME := 20 ns; constant data : BIT_VECTOR:= B"1010_0010" ; constant coeff : REAL_VECTOR := (2.0, 3.1);</pre>
[shared] variable name_list: type_or_subtype_name [:= expression];	<pre>variable sum : REAL := 0.0 ; variable state_a, state_b : BOOLEAN ;</pre>
<pre>signal name_list : type_or_subtype_name [:= expression];</pre>	signal s : BIT_VECTOR (15 downto 0); signal clk : BIT := '1'; signal reset, strobe, enable: BOOLEAN;
file name_list : file_type [[open open_kind] is file_logical_name];	file file4 :TEXT openWRITE_MODE is "intdata";
terminal name_list: nature_name;	terminal t1, t2 : ELECTRICAL ;
<pre>quantity name_list : real_type_name [:= expression];</pre>	quantity q1, q2 : REAL; quantity qv : REAL_VECTOR (1 to 4) := (2=>1.0, others => 0.0);
<pre>quantity [across_aspect] [through_aspect]</pre>	quantity v across i through a to b; quantity vin across inp to ref; quantity vctrl across inp_ctrl; quantity vd across id, ic through anode to cathode;
<pre>quantity name_list : real_type_name spectrum magnitude_expr, phase_expr;</pre>	quantity ac: REAL spectrum 1.0, 90.0; quantity ac_in: REAL spectrum 1.0, 0.0;
<pre>quantity name_list : real_type_name noise power_expr ;</pre>	<pre>quantity fl_noise_pow : REAL noise kf*id**af/frequency;</pre>
limit quantity_list: quantity_type with real_expression;	limit v : VOLTAGE with 0.05/cf;

Component Declaration

<pre>component identifier [is] [generic (generic_list) ;] [port (port_list) ;] end component [identifier] ;</pre>	<pre>component flipflop generic (JtoQ_delay : TIME) ; port (j, k : in BIT ;q, q_bar : out BIT); end component ;</pre>
---	--

Interface Declarations (Ports)

<pre>Interface_signal_declaration ::= [signal] name_list : [in out inout buffer] type_name [:= static_expression]</pre>	signal clk, d: in BIT;
Interface_terminal_declaration ::= terminal name_list : nature_name	terminal p, m : ELECTRICAL;
<pre>Interface_quantity_declaration ::= quantity name_list : [in out] real_subtype_name [:= static_expression]</pre>	quantity qi : in REAL;
<pre>port (interface_declaration</pre>	port (signal clk, d: in BIT ; terminal p, m : ELECTRICAL ; quantity qi : in REAL)

Subprograms

<pre>procedure procedure_name [(formal_parameter_list)] is { declaration_part } begin { sequential_part } end [procedure] [procedure_name];</pre>	<pre>procedure check_setup (signal clk, data : in BIT) is begin if clk = '1' then assert data' LAST_EVENT >= 3 ns report "Setup time violation" severity NOTE; end if; end procedure check_setup;</pre>
[pure impure] function function_name	function $f1(x1, x2, x3 : BIT)$ return BIT is variable $y : BIT$; begin $y := ((not \ x1) \ or \ (x2 \ and \ x3)) \ ;$ return $y \ ;$ end function $f1 \ ;$

Type and Subtype Declarations

<pre>type type_name is type_definition ; type_definition ::= scalar_type_definition </pre>	type INTEGER is range -2147483648 to 2147483647; type REAL is range -1.0E38 to 1.0E38; type word_index is range 31 downto 0;
array_type_definition	<pre>type mstate is (initial, active, reset); type BIT_VECTOR is array (NATURAL range <>) of BIT; type word is array (31 downto 0) of BIT; type truth_table is array (BIT, BIT) of BIT;</pre>
record_type_definition	type COMPLEX is record RE, IM: REAL; end record COMPLEX;
access_type_definition file_type_definition	<pre>type word_index_ptr isaccess word_index; type TEXT is file of STRING;</pre>
<pre>subtype subtype_name is type_name [constraint] [tolerance_aspect];</pre>	<pre>subtype byte_index is INTEGER range 0 to 7; subtype VOLTAGE is REAL tolerance "default_voltage";</pre>

Nature Declarations

nature scalar_nature_name is type_name across type_name through reference_node_name reference;	nature ELECTRICAL is VOLTAGE across CURRENT through ELECTRICAL_REF reference;
<pre>nature array_nature_name is array (index_range) of nature_name;</pre>	nature ELECTRICAL_VECTOR is array (NATURAL range<>) of ELECTRICAL;
<pre>subnature_declaration : := subnature identifier is nature_mark [index_constraint];</pre>	subnature ev12 is electrical_vector (11 downto 0);

Operators

+ - * / mod rem abs ** = /= < <= >>=	arithmetic operations for integer valued objects relational operations for integer valued objects
+ - * / abs ** = /= < <= >>=	arithmetic operations for real valued objects relational operations for real valued objects
+ - * / abs = /= < <= >>=	arithmetic operations for objects of type TIME relational operations for objects of type TIME
= /= < <= > >= and or nand nor xor xnor not	relational operations for objects of an enumerated type logical operations for objects of types BIT and BOOLEAN
sll srl sla sra rol ror &	shift and rotate operations for one dimensional arrays of base types BIT and BOOLEAN concatenation for one dimensional arrays

Increasing Precedence of Operators

and or nand nor xor xnor = /= < <= >>= sll srl sla rol ror + - & + -* / mod rem ** abs not	logical operations relational operations shift and rotate operations adding sign (unary) multiplying miscellaneous
--	--

Attributes of Types

t value of x in type he postion one less than x he postion one greater than x postion n in type type represented by the string s
presentation of x in type group of real_type_name (string)
ı t ep

Attributes of Arrays

array_name'LOW [(n)] array_name'HIGH [(n)] array_name'LEFT [(n)] array_name'RIGHT [(n)] array_name'RANGE [(n)] array_name'REVERSE_RANGE [(n)] array_name'ASCENDING [(n)]	least value of [n th] index greatest value of [n th] index leftmost value of [n th] index rightmost value of [n th] index index range of array ([n th] index) index range of array ([n th] index) in reversed direction TRUE, when index range ([n th] index) is ascending
array_name'LENGTH [(n)]	number of elements in index range of array ([n th] index)

Attributes of Signals

signal_name'DELAYED [(T)] signal_name'STABLE [(T)] signal_name'EVENT signal_name'LAST_EVENT signal_name'LAST_VALUE real_signal_name'RAMP (trise, tfall) real_signal_name'SLEW (up, down)	implicit signal delayed by time T implicit boolean signal (TRUE, when no event for time T) boolean value (TRUE if event in current simulation cycle) time value equal to the time since the last event occurred previous value of the signal before the last change implicit quantity follows the signal with given times implicit quantity follows the signal with given slopes
--	--

Attributes of Quantities

Attributes of Natures and Terminal

nature_name'across nature_name'through terminal_name'reference terminal_name'across	type of the across aspect of the nature type of the through aspect of the nature implicit reference across branch quantity of the terminal implicit contribution through branch quantity
---	---

Miscellaneous

now	returns current simulation time (TIME or REAL)
frequency	returns current frequency in frequency analysis
DOMAIN possible values: QUIESCENT_DOMAIN, TIME_DOMAIN, FREQUENCY_DOMAIN	signal returns current analysis algorithm
[label:] null;	statement without an action

label: for parameter_specification generate [{block_declarative_item} begin] { simultaneous_statement concurrent_statement } end generate [label] ;	$c: \mbox{for i in 1 to 4 generate} \\ q(i)'DOT + a(i)*q(i) == q(i-1); \\ \mbox{end generate} \ ;$
comment	comment starts with "" and goes until end of line
identifier ::= letter {[underline] alphanumeric }	base_type_1
BOOLEAN, BIT, CHARACTER, SEVERITY_LEVEL, INTEGER, NATURAL, POSITIVE, REAL, TIME, DELAY_LENGTH, STRING, BIT_VECTOR, REAL_VECTOR	predefined types in package STANDARD of library STD
LINE, TEXT	predefined types in package TEXTIO of library STD
STD_LOGIC	defined in package STD_LOGIC_1164 of library IEEE
mathematical functions	defined in packages MATH_REAL and MATH_COMPLEX of library IEEE
predefined natures	in packages of library DISCIPLINES and IEEE