

Designing an efficient LTE-Advanced modem architecture with ARM[®] Cortex™-R7 MPCore™ and CEVA XC4000 processors

David Maidment - Mobile Segment Manager, ARM Chris Turner - Senior Product Manager, ARM Eyal Bergman – VP Product Marketing, Baseband & Connectivity, CEVA Inc.

November 2012



Introduction

LTE (Long Term Evolution) is already gaining momentum as the world's most rapidly deployed cellular technology, giving mobile wireless broadband services to millions of users worldwide. Consumers are increasingly looking for always on, always connected mobile experience delivering high data rate services on small form factor mobile devices whilst at the same time expecting long battery life to minimize recharge cycles. To meet this ever growing demand for mobile data, the LTE standard has been extended to offer higher throughputs and greater efficiencies for mobile operators to offer these services. LTE-Advanced represents the next generation mobile broadband, and in turn throws the challenge to the designers to create highly power efficient mobile devices capable of delivering these services. ARM, the leading supplier of embedded processors, physical IP and inter-connect fabric, along with CEVA, Inc. the leading supplier of embedded DSP cores propose a joint analysis looking at the design considerations that are required to realize the next generation of mobile wireless broadband devices.

This paper sets out by examining 3GPP release 10 standard (referred hereafter as LTE-A) which was ratified in March 2011 and is in turn driving the latest generation of user equipment designs. After looking at the standard we then develop an understanding of the particular design challenges in managing the constraints of throughput, low latency and low power consumption by presenting an industry leading solution which combines the high performing yet extremely power efficient technologies delivered today by ARM and CEVA.

Finally, and by way of a conclusion, we also look at wider system level design such as power saving modes, debug and trace along with the support of multi-mode operation which has become an essential feature given the wide and diverse adoption of wireless standards worldwide addressing not only LTE-A and LTE but also HSPA+, TD-SCDMA and other wireless technologies.

What is LTE-Advanced?

The LTE (Long-Term Evolution) standard was first ratified by 3GPP in Release-8 at December 2008 and was conceived to provide wireless broadband access using an entirely packet based protocol and was the basis for the first wave of LTE equipment. LTE has now been adopted by over 347 carriers in 104 countries (Ref GSA) including such territories as USA, Japan, Korea and China to name but a few,making it the fastest adopted wireless technology in history.

The wide adoption of LTE is thanks in part to the flexibility of the standard to accommodate disperse requirements from network operators worldwide. LTE is the first standard having the potential to become a unified global standard for mobile by converging different 3G and 4G networks into a common 4G platform. With licensed spectrum becoming an increasingly valuable commodity, LTE brings the ability to deploy mobile wireless broadband in a wide range of spectrum blending. Coupled with its spectral aggregation flexibility, LTE was also specified to include advanced signal processing techniques designed to increase its spectral efficiency of the transmission channel i.e. the bits/second/Hz that the channel can carry with a reasonable error rate. Techniques such as OFDMA and SC-OFDM modulations, advanced Forward Error Correction (FEC), various MIMO techniques (Multi-antenna systems) and re-transmission schemes like ARQ and H-ARQ are all combined to give the system a robust and efficient use of the limited available spectrum. These advanced technologies all demand high levels of signal processing and as such demand careful design in order to minimize power consumption (battery life) and maximize performance, both in terms of high throughput and reliable signal reception.

The continued evolution of LTE has been driven by consumer demand for higher bandwidth broadband connections (e.g. watching streaming video), lower latency connections (e.g. gaming applications) along with the need to deploy spectrum in a more optimized and efficient manner to allow network operators to maximize their return on



investment. This trend is expected to continue during the next five years and Cisco projects an 18-Fold growth in mobile internet data traffic from 2011 to 2016 [1].

LTE-Advanced relates to the latest version of 3GPP standard, release 10 and beyond. This standard builds upon the existing LTE Release 8 standard and maintains backward compatibility. A number of new features have been added to LTE-Advanced that allow the requirements outlined above to be met, and crucially it also conforms to the formal definition of a 4G wireless technology as mandated by the ITU. The new features that are of particular interest for the purposes of this paper are: carrier aggregation, multi-layer MIMO and system considerations for high throughput such as HARQ buffer access and system interconnect. Both the carrier aggregation and multi-layer MIMO allow dramatic increase in throughput and also bring new signal processing demands to the digital baseband.

There have been several public announcements in recent months from network operators stating their intent to support LTE-Advanced features in the 2013 timeframe. These include AT&T Mobility and Sprint in the USA, with KT Telecom in Korea and DoCoMo in Japan also considering adopting the technology as an upgrade to their commercial LTE networks..

Table 1 below shows the 3GPP UE class definition as defined in Release 10 of the standard. As can be seen, there are a broad range of classes that allow the equipment manufacturer to offer products depending upon end applications and markets. It is generally regarded that although Cat-8 (UE Category 8) profile has the high throughput headlines that capture the market attention, in reality it will be very difficult to deploy this in reality as it requires up to 100MHz of bandwidth (LTE networks are currently deployed in 10MHz to 20MHz) – something no individual operator has access to today. Looking from a more pragmatic standpoint and for the purposes of this paper we will instead elect to look at the UE Cat-7 requirements, a use case which is expected to be widely adopted.

UE	Data rate (DL/UL) [Mbps]	DL				UL		
category		Max. num. of DL-SCH TBbits per TTI	Max. num. of DL-SCH bits per TB per TTI	Total num. of soft channel bits	Max. num. of spatial layers	Max. num. of UL-SCH TB bits per TTI	Max. num. of UL-SCH bits per TB per TTI	Support for 64QAM
1	10/5	10,296	10,296	250,368	1	5,160	5,160	No
2	50/25	51,024	51,024	1,237,248	2	25,456	25,456	No
3	100/50	102,048	75,376	1,237,248	2	51,024	51,024	No
4	150/50	150,752	75,376	1,827,072	2	51,024	51,024	No
5	300/75	299,552	149,776	3,667,200	4	75,376	75,376	Yes
6	300/50	301,504	149,776 (4 layers) 75,376 (2 layers)	3,654,144	2 or 4 *1	51,024	51,024	No
7	300/100	301,504	149,776 (4 layers) 75,376 (2 layers)	3,654,144	2 or 4	102,048	51,024	No
8	3000/1500	2,998,560	299,856	35,982,720	8	1,497,760	149,776	Yes

Table 1 – LTE UE Class Types






Diagram 1 – User Equipment Top Level Block Diagram

The above block diagram shows a simplified representation of how an LTE-Advanced modem would connect within a Smartphone design and provides context setting for the modem design discussed in this white paper

The LTE-Advanced modem consists of receive and transmit signal processing chains which serve the radio interface via a wideband RF transceiver IC. The signal processing is divided into layers as defined in the 3GPP specification, with layer 1 providing all of the low level signal conditioning concerned with the successful transmission and reception of the signal. Typical functions in Layer 1 include: forward error correction, interleaving and bit stream manipulation, constellation-modulation, MIMO encoding, OFDM signal modulation, and RFIC signal conditioning. All of the Layer 1 functions described fall within the domain of the CEVA processor with a need for control and management functions to be implemented on an ARM CPU.

Upper layer processing is performed in the ARM Cortex-R7 processor and is represented by Layers 2 and 3 in the above diagram. The ARM Cortex processor will typically perform functions such as Medium Access Control (MAC), Packet Data Convergence Protocol (PDCP), Radio Link Control (RLC) and Radio Resource Management (RRM). The ARM Cortex-R7 processor interfaces to the applications processor which is running the rich OS such as Android.



Overview of the ARM Cortex-R7 processor

Cortex-R real-time processors offer the requisite high performance, deterministic response time and excellent energy efficiency that is required for 3.9G/LTE and 4G/LTE-Advance baseband tasks. Their ability to deliver the advanced compute performance for high throughput/low latency wireless systems coupled with advanced low power design makes them the leading choice in modem designs.

Features of the Cortex-R7 processor that are particularly relevant to LTE-Advanced baseband architecture as follows:

- High Performance: Cortex-R7 processor provides 2.53 DMIPS/MHz, which meets the most demanding baseband processing requirements.
- Coherency: Cortex-R7 processor contain a Snoop Control Unit(SCU) which automatically maintains
 coherency between modem data fed into memory and the processors' data cache. This can save
 considerable software overhead as well as provision for coherency between the two processors.
- Low-Latency Peripheral Port (LLPP): An additional AXI bus port specifically purposed for fast control of modem hardware without being blocked by large data transactions on the main AXI bus.
- Low-Latency RAM (LLRAM): An area of memory used to hold critical software and data such as Interrupt Service Routines (ISR) that can be executed almost immediately without waiting for main AXI bus transactions to finish and/or for the ISR to be fetched into level-1 cache.
- Tightly-Coupled Memory (TCM): A limited (128 KB) memory resource for the most critical code and data that can be accessed without the latency incurred by an AXI bus port. This provides for the highest level of deterministic response to real-time hardware such as an LTE L1 physical layer.
- Integrated Generic Interrupt Controller (GIC): Allows flexible interrupt distribution and rapid interrupts between the processors e.g. routing from air interface/CEVA domain to ARM.
- Low-latency interrupt mode: An interrupt mode particular to the Cortex-R processor family which takes interrupts in as few as 20 cycles e.g. for time critical air frame processing.
- Asymmetric Multi-Processing (AMP): Whilst the Cortex-R7 processor supports Symmetric Multi-Processing (SMP), there is also provision for configuring the Quality of Service (QoS) within the SCU block such that each processor can have priority of access to a select range of memory and I/O addresses, and not be blocked by the other processor.



Diagram 2 - ARM Cortex-R7 Block Diagram



Overview of the CEVA-XC4000

The CEVA-XC family of DSP cores features a combination of VLIW (Very Long Instruction Word) and SIMD (Single instruction, multiple data) engines that enhance typical DSP capabilities with advanced vector processing ones. The scalable CEVA-XC architecture offers a selection of highly powerful communication processors enabling software-defined modem design with minimal hardware. The third generation of the CEVA-XC family, the CEVA-XC4000, offers a series of six processors optimized for advanced communication applications including: LTE-Advanced, HSPA+, TD-SCDMA, Wi-Fi 802.11ac and more.




Diagram 3 - CEVA XC4000 Series Block Diagram

CEVA-XC4000 incorporates up to four vector processing units offering up to 128 16x16-bit MAC operations in every processor cycle with exceptional power efficiency using advanced mechanism such as Power Scaling Unit (PSU), Tightly Coupled Extensions (TCE), power optimized pipeline and more.

For further information please check: http://www.ceva-dsp.com/CEVA-XC-Family.html



LTE-Advanced UE Digital Baseband Architecture




Diagram 4 - Example LTE-Advanced UE Digital Baseband Architecture

The above block diagram shown in Diagram 4 represents a complete LTE-Advanced modem design. The system comprises of essentially a Layer 1 TX processing chain, Layer 1 Rx processing chain and Layer 2/3 processing on the dual-core Cortex processor. Control processing for the Layer 1 is also performed on the Cortex processor, this function provides low level real-time control of both receive and transmit functionalities.

LTE-Advanced implementation presents some considerable design challenges, specifically around the need to support high throughput, low latency performance coupled with low power consumption, the architecture presented here uses a number of leading techniques to help designers address those challenges without compromising performance.

The dual core Cortex processor has local memories designed specifically to accelerate the real time aspects of Layer 2 processing as well as the control functionality of Layer 1, by utilizing low latency local memories such as layer 1 and layer 2 Cache, off-chip memory accesses can be minimized which in turn considerably lowers overall system power consumption. In particular you can see that each core has TCM memories where time critical interrupt routines can be placed and thus allowing them to be executed in a deterministic manner, critical in meeting the low latency system timing challenges in LTE-Advanced. Both cores also have their own local layer 1 cache for instruction and the ARM also offers layer 1 data cache, again helping to increase the efficiency of the execution of the respective cores, allowing the system to execute routines faster and thus return quicker to a power saving mode



and reducing overall power consumption by minimizing costly access to off-chip memories and allowing the cores to spend longer durations in power saving modes.

When designing a SoC it is imperative that the designer pays particular attention to the memory and bus architecture in order to avoid costly penalties in performance through bottlenecks in the design, or conversely making the solution costly by adding inappropriate sized on chip memories which both add to die area and increase power consumption. The Cortex-R7 processor Low Latency Peripheral Port (LLPP) can be used to provide an optimized interface for compute layer 2 & 3 offload functions such as Cipher and Robust Header Compression (RoHC), both of which need careful architectural consideration to deliver optimized performance without impacting overall aggregate system throughput.

Through careful design, it is possible to realize an efficient balance of performance/cost/power with the ARM and CEVA architecture by making use of a variety of both on chip and off chip memory types. The Local AXI bus gives dedicated access to a low latency tightly coupled memory which can be used for enabling time critical, deterministic tasks that cannot tolerate cache misses/variable latency. The main AXI bus gives access to system flash and SDRAM blocks which are typically off-chip resources but often integrated into the baseband package by way of stacked die to save PCB area. The Flash memory is used to boot the entire system, during start-up the Cortex-R7 will configure the CEVA sub-system and initialize all memories.

Table 2 below shows a summary of typical memory types that you would expect to see in an LTE-Advanced modem design. As can be seen from this table, the H-ARQ cache and IQ receive buffers account for an increasing amount of die area on the baseband. H-ARQ buffers are used for recombining received data and since the data is stored in soft bits (log likelihood ratios of a '1' or a '0' rather than in binary bits then the memory requirements scale quickly. As well as looking at compression techniques to reduce the size of the H-ARQ buffer, designs also consider locating the buffer in off-chip SDRAM in order to reduce the size/cost of the digital baseband die. The combination of CEVA and ARM IP helps to minimize processing latency through the system and also provide optimized bus interconnects which can help realize such memory optimizations.

Memory	Location	Size	Comment
IQ Receive Buffer	On Chip	450 KB for Cat-7	Buffers RX IQ samples
HARQ Cache	On Chip	344 KB	LLR soft bits for combining
Layer 2 Cache	On Chip	128KB ARM	Typical size, but can be optimized through code profiling
TCM	On Chip	Core 1 (RS Processing) 192 KB Core 2 (PDSCH Processing) 320KB	
Layer 1 I&D Cache	On Chip	32KB for DSP I-Cache per DSP	
DDR Memory	Off Chip	128MB ARM	1Gb LP-DDR2
Flash Memory	Off Chip	128MB ARM	1Gb NAND
HARQ Buffer	Off Chip	3.67 MB	Cat-7 requirements located in off-chip DDR.

Table 2 – System Memory Requirements



LTE-Advanced SW Architecture

Diagram 5 shows a typical software mapping of the LTE-A modem. As can be seen from the diagram, the Layer one processing is split into transmit and receive with a single CEVA XC4100 managing the transmit path and two CEVA-XC4200 in the receiver. Layer 1 is used to encode/decode the data for over the air transmission, this is done to maximize throughput through adaptive modulation and coding as well as maximizing robustness through a number of schemes including forward error correction, interleaving and Hybrid-ARQ (HARQ). HARQ is a scheme that manages the selective re-transmission of data that has not been correctly received, and in order to manage this process it is necessary for the UE to hold the H-ARQ buffer. Due to the high data rates and low latency requirements of LTE-A the buffers need to be quite large (see Table 2 for a system memory summary) and needs careful management to minimize the cost of the final device.

Moving on from the Layer 1 we arrive in the ARM Cortex processor domain. A low level Layer 1 controller services the Layer 1 scheduling. This function is extremely time critical and is typically running on an LTE subframe level of 0.5mS. Events are driven by the generic interrupt controller (GIC) which is sourced from Layer 1/air frame events and in-turn interrupt the Cortex-R7 processor for associated Tx and Rx related processing. The number of interrupt sources depends heavily on the Layer 1 implementation, but can range from 10's to 100's feeding the Layer 1 controller. The purpose of the controller is to manage the flow of data in and out of the L1 as well as providing all necessary control information that has flowed down from the upper stack. The real time characteristics of the Cortex-R7 processor make it particularly suited for this task providing guaranteed run times for the time critical tasks through use of tightly coupled memories and low latency pipeline architecture. The Cortex-R7 processor pipeline architecture and branch predictor help to optimize interrupt response times and give deterministic behavior which is critical when you have hard real time constraints such as in wireless systems. Since there is no memory management unit (MMU) it also removes the need for complex page table walk operations when interrupts occur which would further delay responsiveness.

Asymmetric Multi-Processing (AMP) is a provision in the Cortex-R7 processor for configuring the Quality of Service such that each processor can have priority of access to a select range of memory and I/O addresses, and not be blocked by the other which allows certain functionality and cores to have priority over others. This functionality is particularly important when executing time critical routines such as the low level layer 1 controller function which must process payload data in a time critical manner in accordance with the air interface frame rate.

Above the Layer 1 controller we then move through the respective protocol layers of the 3GPP specification. The mapping of the layers is shown as an example to give an indication of how the ARM architecture, on which the Cortex-R7 dual core processor is based, can be fully utilized to load balance tasks across the two processors and as such help to guarantee the low level real time requirements in the software. The cache coherent interconnect of the Cortex-R7 processor integrates the multi-processing architecture such that it presents a coherent programming model, removing the traditional complexities of a multi-core environment. The cache-coherent interconnect manages the Layer 1 and Layer 2 caches to maintain coherency across them independent to the respective memory access of each core within the Cortex-R7 processor. The net result of this architecture provides a safe and robust memory system whereby the programmer doesn't need to manage the cache coherency and can in turn enable seamless task migration across the two cores to maintain optimal load balancing/power efficiency.

The software runs under an embedded Real Time Operating System (RTOS) such as ThreadX from Express Logic[2] and Nucleus from Mentor Graphics[3] who both offer Cortex-R7 processor support. At the top of the stack we have an application layer which provides an interface to the rest of the system, in the case of a USB dongle we would expect to interface to a USB stack at this point but could also implement IP routing or applications such as Voice Over LTE (VoLTE).



VoLTE is a new technology that offers voice services over the packet based LTE network. Traditionally voice services are served in a circuit switch manner over 2G and 3G networks, but as operators look to re-farm 2G and 3G spectrum to LTE then in turn they also need a unified mechanism to deliver voice. The VoLTE standard is now in early phase deployment with several operators including SKT in Korea who claim to be the world's first to offer this service. The advantage of VoLTE is that it allows voice and data to be served from a single LTE network (removing the need for multi-mode support of legacy standards) and due to higher bandwidth capabilities then it allows operators to offer higher quality audio often marketed as 'HD Voice'. The inclusion of VoLTE in turn adds software requirements to the LTE modem as it is necessary to manage the voice protocol S/W as well as the LTE modem.




Diagram 5: LTE-Advanced Modem SW Mapping

Power Saving Considerations

Optimized power consumption for any cellular modem design is essential in order to minimize battery consumption and to allow small form factor design (by reducing the thermal constraints). There are a number of ways to optimize a system for power through careful design and implementation.

The LTE-Advanced standard itself has a number of power saving modes incorporated into it that allow the UE to enter into power saving whilst for example in idle states. The UE power states can be simply summarized as follows:-



- 1) Active mode: The UE is fully active with all or most blocks powered up. A typical use case scenario would be video call, video streaming or TCP/IP data transfer. In this mode both the ARM and CEVA sub-systems are powered on supporting uplink and downlink data transfers as well as the associated signaling.
- 2) VoLTE mode: VoLTE (voice over LTE) is an emerging standard that supports voice services over a packet based radio bearer. VoLTE consists of a standardized voice codec/signaling layered onto the LTE air interface. The support of voice results in small packet transmission and reception (small, infrequent data transmission) which in turn allows the UE to perform power saving operations during the idle times. The ARM control processor will manage the overall power saving scheme as it has knowledge of the scheduling of the voice packets and will thus in turn move the CEVA in and out of power save accordingly. Additionally, due to the multi-processing capabilities of the Cortex-R7 processor, the VoIP stack SW as well as the LTE protocol SW can be implemented on the same device, hence allowing for wider system power saving by powering down other processors such as an applications processor running a rich OS.
- 3) Idle Mode: In this scenario, the UE does not have any active data sessions, but is camped onto the network and performing regular synchronization/location-update operations. Since the LTE standard is architecture to incorporate power saving, the ARM control processor is able to cycle the UE in and out of power saving modes accordingly to either listen to broadcast channels or transmit location update information. During the power save mode the UE can be almost entirely shut down except for a small low power timer block which is configured to wake the system at the appropriate times.

Both the ARM Cortex-R7 processor as well as the CEVA XC4000 series of cores are architected to achieve industry leading power consumption by efficient pipeline architectures and low gate count implementations and by incorporating advanced power saving mechanisms like the CEVA-XC Power Scaling Unit (PSU) along with the ARM Cortex-R7 processor's high performance and low power capabilities, such as the snoop control unit (SCU), low latency RAM (LLRAM), tightly coupled memories (TCM) and asymmetric multi-processing (AMP).

Cellular Multi-Mode Support

With the introduction of LTE and LTE-Advanced there has also come a sound need to support legacy network connectivity within a single UE. Legacy standards that will continue to exist alongside LTE for many years to come include 2G GSM and 3G WCDMA/HSPA+ as well as TD-SCDMA for the Chinese market. As standards continue to evolve, high speed packet connectivity is supported on legacy 3G networks and it is an inherent part of the network operators' strategy to support for example HSPA+ services alongside LTE.

Important design considerations need to be met when implementing a multi-mode UE based on the underlying need for a power efficient and small form factor design. Multi-mode UE's need to support at least two or three concurrent air interfaces in order to support handover and multi-band RF covering the LTE and 3G bands.

CEVA and ARM enable efficient multi-mode support, bringing the ability to use a generic architecture capable of supporting 2G/3G/LTE/LTE-Advanced on the same core platform. A high level architecture example is shown below for a 2G/3G/LTE-Advanced UE. In order to facilitate multimode, typically larger data and program TCM memories as well as three instances of RF are required in order to cover the respective bands.

The control processor manages the coordination of the three modes performing cell searches and neighbor cell monitoring in order to allow the optimal selection of air interface.

Through optimized design and sophisticated packaging techniques, modem manufacturers are now producing single package devices that in some cases combine up to six air interfaces (GSM/CDMA/TD-SCDMA/W-CDMA/LTE/LTE-A) giving a device capable of roaming onto any network world wide.



Trace and Debug Support

As baseband SoC's are becoming extremely complex it is essential to have advanced debug and profiling capabilities of the entire SoC in real-time. To ease the integration and debug of a SoC based on ARM and CEVA technology, CEVA-XC's external bus interfaces are based on the open AMBA® protocol using standard AXI and APB interfaces. This simplifies the system connectivity and eliminates the need of debugging proprietary buses and bridges between different processor technologies.

CEVA offers a complete host-PC based debug of the CEVA's DSP cores including, multi-core debug with cross-triggering, real-time profiling on the real hardware platform, and real-time trace support using standard ARM ETM (Embedded Trace Module). CEVA supports complete co-debugging with ARM using multi-core debugger to ease the debug of SoCs based on ARM and CEVA technology.

ARM Development Studio 5 (DS-5TM) is the toolchain of choice of software developers who want to make the most of ARM application processors and SoCs. Comprising features such as the best-in-class ARM Compiler, powerful OS-aware debugger, system-wide performance analyzer, and real-time system simulator, DS-5 is an integrated development environment that assists engineers in delivering optimized and robust software for ARM processors.

Summary and Conclusions

We have seen presented in this paper the design challenges associated with the design of an optimized LTE-Advanced modem, in particular around implementing a low power, low latency high throughput solution that meets the commercial and technical requirements of the demanding 4G wireless space. The explosive market growth for mobile broadband data has driven innovation both in the standards as well as in the device implementations themselves, delivering high data rate low latency solutions with extremely efficient power consumption and cost competitiveness.

The standards process itself typically starts between 3 to 5 years ahead of product going to market and as such a number of assumptions need to be made in order to assume that other technologies will evolve to help make the new standards cost effective. Although generally speaking Moore's Law has helped make this possible with process geometry shrinks delivering more transistors per mm2 per milli-watt, innovation has also been necessary to ensure that the implementation itself gives the maximum efficiency and in turn helps to reduce power and die area (hence cost).

ARM and CEVA both have products that focus on low power as the central requirement and in turn combine to deliver the industry's most compelling solution for advanced 4G wireless modems and beyond.

References

For more information on CEVA please visit http://www.ceva-dsp.com/CEVA-XC-Family.html
For more information on ARM please visit: http://www.arm.com

Global mobile Suppliers Association www.gsacom.com 3GPP Release 10 www.3gpp.org/Release-10

[1] http://www.cisco.com/en/US/solutions/collateral/ns341/ns525/ns537/ns705/ns827/white_paper_c11-520862.html

- [2] http://www.rtos.com/
- [3] http://www.mentor.com/embedded-software/nucleus/



Glossary

3GPP 3rd Generation Partnership Project:

ARM www.arm.com

ARQ Automatic Repeat request – a method used for retransmission of data

AXI Advanced eXtensible Interface

CEVA www.ceva-dsp.com

FEC Forward Error Correction, a technique used to improve robustness

GSA Global mobile Suppliers Association www.gsacom.com

H-ARQ Hybrid-Automatic Repeat request, a technique for partial retransmission of data

HSPA+ High Speed Packet Access, evolution of WCDMA for higher data rates.

ITU International Telecommunication Union www.itu.int
LTE Long Term Evolution, 3GPP packet based cellular standard

MIMO Multiple Input, Multiple Output antenna technique to improve reception/throughput.

MNO Mobile Network Operator, a cellular service provider OFDMA Orthogonal Frequency Division Multiple Access

PCB Printed Circuit Board

SDRAM Synchronous Dynamic Random Access Memory

SOC System on chip

TD-SCDMA Time Division Synchronous Code Division Multiple Access

UE User Equipment, the 3GPP definition of a mobile device in 3G and LTE.

VoLTE Voice Over LTE, a packet based voice service.

WCDMA Wideband Code Division Multiple Access (3G cellular technology)