## COMPUTER SYSTEM


## LAB 01

TRAN DUC ANH DANG

103995439


## AND GATE Output Observed Results:

Pin 1	Pin 2	Output
0	0	0
0	1	0
1	1	1
1	0	0




## NAND GATE Output Observed Results:


Pin 1	Pin 2	Output
0	0	1
0	1	1
1	1	0
1	0	1



HALF-ADDER Output Observed Results:

ln1	In2	Sum Output	Carry Output
0	0	0	0
0	1	1	0
1	1	0	1
1	0	1	0





FULL-ADDER Output Observed Results:

ln1	In2	Carry In	Sum Output	Carry Output
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1

