

Superconducting Single Flux Quanta to Further Moore's Law

Candidate 23511

Department of Physics, University of Bath, Bath, BA2 7AY, United Kingdom

Date submitted: 21 Oct 2025

Word count of 2980 words

Abstract

This report examines superconducting integrated circuits (SICs) as a path to extend computational performance beyond CMOS power scaling limits [1]. This is enabled by Josephson phase dynamics which provide a means Single Flux Quantum (SFQ) signalling with picosecond pulses and negligible static power. These principles have then allowed for the establishment of circuit primitives [2], exemplified by RSFQ storage loops and clocked decision-making pairs. On the fabrication side ELASIC, a mixed-lithography, wafer-scale method stitching sixteen DUV reticles into an 88x88 mm carrier while preserving Josephson Junction (JJ) uniformity and superconducting continuity [3]. On the design side, new frameworks such as RustSFQ [4], a domain-specific language whose linear usage of pulses enforces one-producer/one-consumer semantics enable the optimisation and design of more complex SFQ circuits. Together, the device physics, scalable fabrication, and language tooling indicate a route to multi-chip SFQ systems operating at 10-100 GHz with improved energy efficiency and reliability.

1. Introduction

From the first commercially available microprocessor in 1971, the Intel 4004 with 2250 transistors operating at a peak of 740 kHz [5], to Apple's M2 Ultra chip in 2022 with 134 billion transistors operating at up to 3.7 GHz [6], the semiconductor industry has seen exponential growth in computing power. With a doubling period of approximately 2 years, as postulated by Moore's Law [7] this is inevitably unsustainable. However, as the industry approaches limitations in transistor scaling and power density, the need for alternatives to Complementary Metal Oxide Semiconductor (CMOS) based microprocessors becomes increasingly apparent. Superconducting electronics, particularly those based on Josephson Junctions (JJs) producing Single Flux Quantum (SFQ) logic, present a promising avenue to continue this trend.

These computational architectures leverage the incredibly low energy dissipation and high-speed switching capabilities of superconducting materials to achieve performance metrics. These overcome the current power density thermal limitations that apply to traditional CMOS based devices [1]. SFQs using JJs operate on voltage pulses with areas of magnetic flux quanta $\Phi_0 = h/(2e) \approx 2.07 \times 10^{-15} \text{ Tm}^2$, dramatically reducing non-cooling energy consumption [8]. In tandem the rapid voltage pulses allow for switching speeds in the order of 100s of GHz [9], far exceeding the capabilities of CMOS transistors.

With the recent explosion of datacenter scaling, a potential avenue has been opened for SICs to be implemented commercially. As more compute moves to centralised datacenters the feasibility of cryogenically cooled SICs for large calculation intensive simulation or machine learning work has improved. This has the potential to reduce the extremely large energy consumption as well as dramatically improve non-parallelised computation times.

Although potentially impressive, superconducting electronics still face a long road to the reach the same level of

integration and manufacturability as CMOS technology. Currently maximum Superconducting Integrated Circuit (SIC) densities are in the order of 10^6 JJs per cm^2 [10]. Although this is not a significant physical limitation, scale will likely aid in higher densities as it did the CMOS industry. What K.K Likharev [2] describes as a main limiting factor were the degradation of the oxide layers used as Josephson Junction (JJ) barriers. These issues are being addressed with new fabrication techniques such as the use of Niobium Aluminium based alloys [10].

However, the industry is beginning to reach the point where SFQ architectures are becoming well defined enough to soon warrant investment into the kind of design automation languages that have been the boon of the CMOS industry. This would enable the increases in gate optimisation and manufacturing scale required to bring substitute CMOS technology within certain fields.

2. The Physics Behind Superconducting ICs

2.1 Discovery of Superconductivity

The field of superconductivity was born accidentally in 1911 when Heike Kamerlingh Onnes [11] managed to liquefy helium, opening up temperatures down to 4.2 K, the lowest of any element at normal atmospheric pressure. In a traditional conductor as described by Drude theory [12], the resistivity of a metal can be modelled by considering the the low density "gas" of conduction electrons, excited into empty states above the Fermi level ϵ_F for a given temperature T . Where the resistivity ρ is given by

$$\rho = \frac{m}{ne^2} (\tau_{\text{imp}}^{-1} + \tau_{\text{e-e}}^{-1} + \tau_{\text{e-ph}}^{-1}) \quad (1)$$

where m the effective mass of the conduction electrons, n the density of conduction electrons, e the electron charge, and τ_{imp}^{-1} the scattering rate due to impurities are all fixed for a given metal. While the other two scattering processes




Figure 1. From this illustration of Onnes' results [11], while first cooling down a mercury sample, the resistivity suddenly drops to the lower limit of the instrumentation at a critical temperature T_C of around 4.2 K, indicating the onset of superconductivity.

τ_{e-e}^{-1} and τ_{e-ph}^{-1} depend on temperature. This leaves a minimum residual resistivity at low temperatures due to impurity scattering. However, this was not what Onnes observed as evident from his illustrations shown in Figure 1. This alluded to some structural or thermodynamic transition occurring in the metal. Four decades later, the first complete microscopic understanding of this transition was achieved with the Bardeen-Cooper-Schrieffer (BCS) theory [13].

2.2 BCS Theory

In order to properly describe superconductivity BCS theory [13] aimed to describe all the attributes of superconductors. This included the Meissner effect of $\mathbf{B} = 0$ inside the superconductor, the existence of an energy gap Δ in the electronic density of states at the Fermi level, and the seeming infinite conductivity $E = 0$.

The first step as described by J.F. Annett [12] in achieving this was to consider the interaction between conduction electrons and the phonons of the ionic crystal lattice. To consider this electrons can be viewed as quasiparticles of a self-consistent field of surrounding particles as described by Landau's Fermi liquid theory [14]. By considering the Coulomb interaction between quasiparticle excitations of electrons and the holes they leave behind, much of the repulsion can be screened out as

$$V_{TF}(\mathbf{r} - \mathbf{r}') = \frac{e^2}{4\pi\epsilon_0|\mathbf{r} - \mathbf{r}'|} e^{-|\mathbf{r} - \mathbf{r}'|/r_{TF}}, \quad (2)$$

where r_{TF} is the Thomas-Fermi screening length. This makes the effective repulsive interaction V_{TF} short ranged vanishing for larger than inter-particle spacings $|\mathbf{r} - \mathbf{r}'| > r_{TF}$. This is combined with the attractive interaction mediated by phonons as shown by Annett in Figure 2, to give an overall effective potential between electron quasiparticles.




Figure 2. An excited electron scattered from a state with crystal momentum $\mathbf{k}_{1,2}$ creates a phonon with momentum $\pm\mathbf{q}$ which is then absorbed by another electron with momentum $\mathbf{k}_{2,1}$, resulting in an effective attractive transfer of momentum $\hbar\mathbf{q}$ between the two electrons. The order of this operation is irrelevant to the interaction [12].

Excluding the repulsive regime, where their frequencies ω are greater than the average phonon (Debye) frequency ω_D . Then only looking at conduction electrons within $\epsilon_F \pm k_B T$ and in the superconducting regime $\hbar\omega_D \gg k_B T$, simplifying the interaction to

$$V_{eff}(\mathbf{q}, \omega) = -|g_{eff}|^2, \quad |\omega| < \omega_D \quad (3)$$

where g_{eff} is an effective electron-phonon coupling constant. This effective attraction enables the proposition of two electrons outside the Fermi sea to form a bound state, known as a Cooper pair [12], [13]. By solving the two-particle Schrodinger equation over all available states around the Fermi level, BCS theory shows that the binding energy of the Cooper pair is given by

$$-E = 2\hbar\omega_D e^{-1/\lambda}, \quad (4)$$

where $\lambda = |g_{eff}|^2 g(\epsilon_F) \ll 1$ is the dimensionless electron-phonon coupling constant and is assumed to be small.

To find the overall ground state and energy gap Δ , creation and annihilation operators can be defined for Cooper pairs as

$$\hat{P}_{\mathbf{k}}^\dagger = c_{\mathbf{k}\uparrow}^\dagger c_{-\mathbf{k}\downarrow}^\dagger \quad \& \quad \hat{P}_{\mathbf{k}} = c_{\mathbf{k}\uparrow} c_{-\mathbf{k}\downarrow} \quad (5)$$

respectively, where the operators commute with themselves as long as they are for different momenta $\mathbf{k} \neq \mathbf{k}'$. Using these commutative operators Cooper pairs can be added sequentially to the ground state. By expanding and considering annihilation operators as available for hole Cooper pairs [12] the BCS ground state can be written as

$$|\Psi_{BCS}\rangle = \prod_{\mathbf{k}} (u_{\mathbf{k}} c_{-\mathbf{k}\downarrow} + v_{\mathbf{k}} c_{\mathbf{k}\uparrow}^\dagger) |0\rangle, \quad (6)$$

where $|u_{\mathbf{k}}|^2$ and $|v_{\mathbf{k}}|^2$ are the probabilities that the measured excitation is a electron or hole respectively. As such they satisfy the normalization condition $|u_{\mathbf{k}}|^2 + |v_{\mathbf{k}}|^2 = 1$ [12]. By minimising the expectation value of the Hamiltonian with respect to these coefficients, the energy gap Δ can be found through the BCS gap equation




Figure 3. The IV characteristics of an overdamped Josephson junction [12]. Below the critical current I_c , a supercurrent I_S can flow with zero voltage drop $V = 0$ or dissipation. Above I_c , quasiparticle creation and annihilation occurs across the gap resulting in a voltage drop and a phase dependent oscillating current I_N .

$$1 = \lambda \int_0^{\hbar\omega_D} d\epsilon \frac{1}{\sqrt{\epsilon^2 + |\Delta|^2}} \tanh\left(\frac{\sqrt{\epsilon^2 + |\Delta|^2}}{2k_B T}\right). \quad (7)$$

Taking the limit of $\Delta \rightarrow 0$ for the point of transition at $T = T_C$, yields

$$k_B T_C = 1.13 \hbar \omega_D e^{-1/\lambda}, \quad (8)$$

where λ is as defined in Equation (4). This gap in the density of states at the Fermi level is a defining feature of superconductors, as any scattering of electrons must have a high enough energy to break the Cooper pair binding energy.

2.3 Josephson Effect

Taking a step further, Brian D. Josephson considered the tunnelling of Cooper pairs between two superconductors isolated completely by a thin insulating barrier [15]. This thin barrier can be crossed by a small supercurrent Cooper pairs via tunneling without any voltage drop [12], [16] as illustrated in Figure 3, to a critical current I_c shown to be

$$I_S = I_c \sin(\theta_1 - \theta_2), \quad (9)$$

where θ_1 and θ_2 are the macroscopic quantum phases of the two superconductors either side of the junction. When driven beyond this critical current I_c , a finite voltage V appears across the junction resulting in a time varying phase difference occurs

$$\frac{d\varphi}{dt} = \frac{2eV_0}{\hbar}, \quad (10)$$

Where $\varphi = \theta_1 - \theta_2$ and is the Josephson phase. Substituting the integral of this time varying phase difference back into Equation (9) results in an oscillating current across the junction with frequency




Figure 4. A Rapid Single Flux Quantum (RSFQ) Destructive Flip-Flop (DFF) circuit comprising three JJs and an inductor L capable of storing a single flux quantum Φ_0 [17].

$$f = 2e \frac{V_0}{\hbar}. \quad (11)$$

This makes JJs act as extremely sensitive voltage to frequency converters. As described by Krylov and Rose-Innes [16], [17], this behaviour is analogous to a damped pendulum when looking at the full JJ solution for current

$$I = I_c \sin(\varphi) + \frac{\Phi_0}{2\pi} G_N \frac{d\varphi}{dt} + C \left(\frac{\Phi_0}{2\pi} \right) \frac{d^2\varphi}{dt^2}, \quad (12)$$

where G_N is an approximation for the non-linear conductance of the JJ and C is the capacitance. In this analogy φ the phase difference is the angle of the pendulum, I_c corresponds to the mass and length of the pendulum, the conductance G_N is proportional to the damping coefficient, the moment of inertia is proportional to the capacitance C , and any dc bias (V_0) can be thought of as the driving torque applied to the pendulum.

3. Building Superconducting Integrated Circuits

3.1 Basics of Single Flux Quantum Logic

In Superconducting Integrated Circuits (SICs), information is encoded in very short Single Flux Quantum (SFQ) voltage pulses $V(t)$. As such most operations are clocked where a logical 1 (logical 0) is defined as a given timestep where is (is not) SFQ pulse is present within a clock period [17].

SICs will typically use critically damped JJs where the transition from supercurrent to voltage state is almost instantaneous at I_c . In the underdamped example of Figure 3 which is importantly single valued, it was shown by K.K. Likharev [2] that after a current pulse I the junction should self-reset to its original superconducting state. However, if the bias current I_b is high enough such that $I_b \lesssim I_c$, the push from the pulse can drive a full 2π phase rotation. Similar to how a driving force on a highly damped pendulum at the critical angle can cause exactly one full rotation before coming to rest again. When timed correctly this results in a voltage pulse across the junction following Equation (10), yielding a pulse of exactly one flux quantum Φ_0 .




Figure 5. ELASIC fabrication process stitching sixteen 22 mm x 22 mm DUV reticles into an 88 mm x 88 mm active carrier using mixed lithography [3]. Then ELASIC attached to copper plate and mounted into cryostat for testing.

One of the most simple circuit components described by K.K. Likharev [2], [17] that can be assembled (see Figure 4), would be a Rapid Single Flux Quantum (RSFQ) Destructive Flip-Flop (DFF). It comprises a storage loop (J3-L-J2) and a clock junction J1, with $L > \Phi_0/I_c$ so the loop can store a single flux quantum. In the idle “0” state, the bias current prefers the lower-inductance path through J3. Arrival of an input SFQ pulse switches J3 and injects one Φ_0 into the loop, establishing a persistent circulating current $I_s \approx \frac{\Phi_0}{L}$ whose direction encodes the “1” state (equivalently, the bias redistributes toward J2). Readout and reset are driven by a clock pulse at J1: J1 and J2 act as a decision-making pair (balanced comparator) so that, depending on the stored circulation, the junction closer to I_c switches first, emitting an SFQ to the output and simultaneously clearing the stored flux i.e. a destructive readout that returns the cell to “0” unless the input refreshes it on the same cycle.

Following these logical operations all the required basic gates for conventional computing were defined by Likharev [2]. These include the AND, OR, NOT, and XOR gates. This has become the foundation for the modern SIC industry.

3.2 Extremely Large Area Superconducting IC

Addressing the need for large area superconducting integrated circuits (SICs), R.N. Bolkhovskiy et al. [3] created a wafer-scale “Extremely Large Area Superconducting Integrated Circuit” (ELASIC) that interconnects sixteen 22 mm x 22 mm Deep-UV (DUV) into an 88 mm x 88 mm active carrier. Their mixed-lithography flow keeps all Josephson-junction-critical layers within high-resolution DUV fields while using courser i-line only for inter-reticle (single ray etching area) wiring and stitching. This provided

Room-temperature junction resistance measurements show junction normal resistance R_n uniformity comparable to MIT-LL’s SFQ5ee baselines [18]; indicating consistent I_c and $I_c R_n$ at 4.2 K, preserving the Josephson phase-voltage dynamics that underpin SFQ pulse formation derived from Equation (10). Superconducting continuity across stitch interfaces is supported by 0.8 μm testing “snake-and-comb” lines carrying 30-40 mA at 4.2 K, consistent with low added series resistance at stitches. The process integrates Nb/Al-

AlO/Nb trilayer JJs (target $J_c \approx 10 \text{ kA/cm}$), multilayer Nb wiring, sub-micron DUV vias, and stitched i-line interconnects into a 13-mask, 200 mm flow.

Linking fabrication to circuit-level operation [3], data currents are transmitted of order 5-10 μA across stitched regions and setting an upper bound of $\approx 2\mu\Omega$ on stitch-boundary series resistance from low-frequency operation. Maintaining uniform critical Josephson currents I_c and low-loss Nb interconnects ensures that Cooper-pair transport within the BCS gap (Δ) (See Section 2.2) and proceeds with minimal quasiparticle dissipation [17], while well-controlled junction parameters stabilize the Josephson phase evolution needed for reliable SFQ-style signaling (See Section 2.3). The manufacturing methods used are critical to ensure macroscopic superconducting behavior ($E = 0$, $B = 0$ interior, stable $I_c R_n$).

3.3 Domain Specific Languages

To address the issues of design and move towards CMOS competitiveness, Oishi et al. have recently developed RustSFQ [4]. A domain-specific language embedded in Rust that formalizes SFQ’s pulse-driven semantics at the language level by enforcing input-output consistency through Rust’s ownership model: each emitted pulse (a single Φ_0 packet as per Equation (10)) must be consumed exactly once by a downstream gate. In RustSFQ, gates are methods on a Circuit, and wires are linear (single-use) values; the compiler prevents fan-out without an explicit SPLIT, guards against unconsumed pulses, and statically checks port counts when composing subcircuits. The Domain Specific Language (DSL) produces gate-level descriptions (netlists) and automatically emits SPICE [19] and Verilog [20] with deterministic net naming, reducing manual bookkeeping that is error-prone in pulse logic. These abstractions built on K.K. Likharev’s architecture [2] allows far more complex circuits to be produced. While the one-pulse/one-consumer rule respects the indivisibility of flux quanta in JJ logic.

Beyond straight-line pipelines, the authors add constructs needed for JJ-based systems: explicit loop annotation for feedback circuits and a CounterWire type to express counter-flow clocking, where the clock travels opposite to data to




Figure 6. Results of analog simulation of RustSFQ Reed-Solomon RS(12,8) encoder at 10 GHz [4]. The raw SFQ pulses are shown by each voltage reading with the corresponding encoding output given for each clock cycle below.

hide loop delays—an established technique for reaching high operating frequencies in SFQ pipelines [8]. They also codify clockless pulse gating using Non-Destructive ReadOut (NDRO) elements, whose internal state is toggled by set/reset pulses and read by data-as-clock, avoiding the need for a clocked AND when simple gating is required [4]. The paper illustrates these ideas with a half-adder and then a case study: a pipelined SFQ Reed-Solomon (RS) encoder, commonly used in QR codes and communications protocols [21]. To verify this digital (Icarus Verilog [20]) and superconducting analog (JoSIM [22]) simulations confirmed correct operation at 10 GHz. Excluding input buffering, the computation completes in 48 cycles (4.8 ns at 100 ps per clock cycle). The implementation demonstrates practical productivity benefits (e.g., 796 nets of which $\approx 70\%$ named automatically) while preserving the timing discipline required for SFQ gates that are inherently clock-synchronous and phase-coherent [17], thus connecting software-level invariants to the Josephson-phase dynamics and low-loss superconducting transport emphasized in the background.

4. Looking to the Future

Superconducting integrated circuits (SICs) exploit microscopic features of the BCS ground state—an excitation gap Δ suppressing quasiparticle dissipation and a well-defined Josephson phase—to realize energy-efficient, picosecond-scale switching. In the logic regime, SFQ pulses derived from Equation (10) provide a quantized signaling primitive whose integrity ultimately depends on uniform I_c , stable $I_c R_n$ [17], and low-loss superconducting wiring. It is important to highlight how these microscopic physical constraints, imposed by BCS-Theory, propagate to device and system design, from elementary RSFQ storage loops to reticle-scale integration.

On the fabrication side, ELASIC demonstrates [3] that mixed-lithography stitching can extend JJ-based systems beyond single-reticle limits while preserving junction uniformity and superconducting continuity across stitch interfaces. This addresses a key physical-to-manufacturing translation: maintaining phase-coherent, dissipationless transport over centimeter scales without degrading the JJ parameters that set SFQ pulse timing. Such results indicate a credible path to assembling multi-chip SFQ systems where wire delay, bias distribution, and clock skew remain compatible with ~ 10 –100 GHz and beyond.

On the design side, RustSFQ illustrates how domain-specific languages can encode pulse-conservation and timing discipline as compile-time invariants [4]. By tying netlist generation to linear usage of pulses and explicit fan-out/synchronization, the language mirrors the underlying physics—each Φ_0 pulse is indivisible and must be consumed exactly once—while reducing design errors that would otherwise manifest as metastable states or lost quanta. Together with analog/digital co-simulation [20], [22], such tools begin to close the gap between device physics, circuit timing, and system-level verification.

Looking ahead, three priorities emerge. First, density and yield: further improvements in JJ critical-layer control, via/via-stack resistance, and wafer-scale stitching are needed to push beyond today’s JJ/cm² while sustaining uniform I_c and R_n . Second, power and interconnect: voltage bias (V_0) distribution networks, clock trees, and cryogenic I/O must be co-optimized to minimize dynamic bias losses and latency, including exploration of multi-tier (3D) integration and low-loss cryogenic to room temperature links. Third, design automation and verification: standard cell libraries, timing/power sign-off models for SFQ families, and DSL to netlist (gate-description) toolchains should mature together, enabling hierarchical composition without violating pulse-level invariants. In the near term, SICs are well-positioned for cryogenic control, readout, and domain-specific accelerators. In the longer term, continued progress at the junction, interconnect, and language levels will determine whether SICs can complement or surpass CMOS for selected high-throughput, energy-constrained workloads.

References

- [1] P. Bunyk, K. Likharev, and D. Zinoviev, “RSFQ Technology: Physics and Devices,” *International Journal of High Speed Electronics and Systems*, vol. 11, no. 1, pp. 257–305, 2001, doi: 10.1142/S012915640100085X.
- [2] K. Likharev and V. Semenov, “RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,” *IEEE Transactions on Applied Superconductivity*, vol. 1, no. 1, pp. 3–28, 1991, doi: 10.1109/77.80745.
- [3] R. N. Das *et al.*, “Extremely large area (88 mm x 88 mm) superconducting integrated circuit (ELASIC),”

- Scientific Reports*, vol. 13, no. 1, p. 11796, 2023, doi: 10.1038/s41598-023-39032-6.
- [4] M. Oishi, S. Tanaka, and S. Takamaeda-Yamazaki, "RustSFQ: A Domain-Specific Language for SFQ Circuit Design," in *2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS)*, 2025, pp. 1–6.
 - [5] W. LLC, "4004 - Intel - WikiChip." Accessed: Oct. 19, 2025. [Online]. Available: <https://en.wikichip.org/wiki/intel/mcs-4/4004>
 - [6] A. Inc., "Apple Introduces M2 Ultra." Accessed: Oct. 19, 2025. [Online]. Available: <https://www.apple.com/hu/newsroom/2023/06/apple-introduces-m2-ultra/>
 - [7] G. E. Moore, "Cramming More Components onto Integrated Circuits," *Electronics*, vol. 28, 1965, doi: 10.1109/n-ssc.2006.4785860.
 - [8] K. Ishida *et al.*, "SuperNPU: An extremely fast neural processing unit using superconducting logic devices," in *Proceedings - 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2020*, in Proceedings of the Annual International Symposium on Microarchitecture, MICRO. United States: IEEE Computer Society, Oct. 2020, pp. 58–72. doi: 10.1109/MICRO50266.2020.00018.
 - [9] J. X. Przybysz *et al.*, *Superconductor Digital Electronics*. John Wiley & Sons, Ltd, 2015, pp. 1111–1206. doi: <https://doi.org/10.1002/9783527670635.ch10>.
 - [10] S. K. Tolpygo and V. K. Semenov, "Increasing integration scale of superconductor electronics beyond one million Josephson junctions," *Journal of Physics: Conference Series*, vol. 1559, no. 1, p. 12002, Jun. 2020, doi: 10.1088/1742-6596/1559/1/012002.
 - [11] H. Kamerlingh Onnes, "Investigations on the properties of substances at low temperatures," *Proceedings*, vol. 13, no. II, p. 1274, 1911.
 - [12] J. F. Annett, *Superconductivity, Superfluids, and Condensates*. Oxford University Press, 2004. doi: 10.1093/oso/9780198507550.001.0001.
 - [13] J. Bardeen, L. N. Cooper, and J. R. Schrieffer, "Theory of Superconductivity," *Physical Review*, vol. 108, pp. 1175–1204, 1957, doi: 10.1103/physrev.108.1175.
 - [14] L. D. Landau, "On the Theory of the Fermi Liquid," *J. Exptl. Theoret. Phys. (U.S.S.R.)*, vol. 35, pp. 97–103, 1959, Accessed: Oct. 19, 2025. [Online]. Available: http://jetp.ras.ru/cgi-bin/dn/e_008_01_0070.pdf
 - [15] B. Josephson, "Possible new effects in superconductive tunnelling," *Physics Letters*, vol. 1, no. 7, pp. 251–253, 1962, doi: [https://doi.org/10.1016/0031-9163\(62\)91369-0](https://doi.org/10.1016/0031-9163(62)91369-0).
 - [16] A. C. Rose-Innes and E. H. Rhoderick, *Introduction to Superconductivity*. Pergamon, 1978.
 - [17] G. Krylov, *Single Flux Quantum Integrated Circuit Design*. Springer Nature, 2024.
 - [18] V. K. Semenov, Y. A. Polyakov, and S. K. Tolpygo, "Very large scale integration of Josephson-junction-based superconductor random access memories," *IEEE Transactions on Applied Superconductivity*, vol. 29, no. 5, pp. 1–9, 2019.
 - [19] A. Devices, "LTspice Information Center | Analog Devices." Accessed: Oct. 20, 2025. [Online]. Available: <https://www.analog.com/en/resources/design-tools-and-calculators/ltspice-simulator.html>
 - [20] S. Williams, "Icarus Verilog Documentation." Accessed: Oct. 20, 2025. [Online]. Available: <https://steveicarus.github.io/iverilog/>
 - [21] P. Dayal and R. K. Patial, "FPGA Implementation of Reed-Solomon Encoder and Decoder for Wireless Network 802. 16," *International Journal of Computer Applications*, vol. 68, no. 16, pp. 42–45, 2013.
 - [22] JoeyDelp, "GitHub - JoeyDelp/JoSIM: Superconductor Circuit Simulator." Accessed: Oct. 20, 2025. [Online]. Available: <https://github.com/JoeyDelp/JoSIM>