Skip to content

HTTPS clone URL

Subversion checkout URL

You can clone with
or
.
Download ZIP
Branch: master
Fetching contributors…

Cannot retrieve contributors at this time

344 lines (319 sloc) 16.377 kB
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
////////////////////////////////////////////////////////////////////////////////
// ____ ____
// / /\/ /
// /___/ \ / Vendor: Xilinx
// \ \ \/ Version: P.28xd
// \ \ Application: netgen
// / / Filename: s26_add.v
// /___/ /\ Timestamp: Sat Dec 22 12:34:17 2012
// \ \ / \
// \___\/\___\
//
// Command : -w -sim -ofmt verilog /home/josh/got/kovan-fpga/tmp/_cg/s26_add.ngc /home/josh/got/kovan-fpga/tmp/_cg/s26_add.v
// Device : 6slx9csg324-2
// Input file : /home/josh/got/kovan-fpga/tmp/_cg/s26_add.ngc
// Output file : /home/josh/got/kovan-fpga/tmp/_cg/s26_add.v
// # of Modules : 1
// Design Name : s26_add
// Xilinx : /opt/Xilinx/14.2/ISE_DS/ISE/
//
// Purpose:
// This verilog netlist is a verification model and uses simulation
// primitives which may not represent the true implementation of the
// device, however the netlist is functionally correct and should not
// be modified. This file cannot be synthesized and should only be used
// with supported simulation tools.
//
// Reference:
// Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//
////////////////////////////////////////////////////////////////////////////////
`timescale 1 ns/1 ps
module s26_add (
a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
input [25 : 0] a;
input [25 : 0] b;
output [25 : 0] s;
// synthesis translate_off
wire sig00000001;
wire sig00000002;
wire NLW_blk00000003_CARRYOUTF_UNCONNECTED;
wire NLW_blk00000003_CARRYOUT_UNCONNECTED;
wire \NLW_blk00000003_BCOUT<17>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<16>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<15>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<14>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<13>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<12>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<11>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<10>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<9>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<8>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<7>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<6>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<5>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<4>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<3>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<2>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<1>_UNCONNECTED ;
wire \NLW_blk00000003_BCOUT<0>_UNCONNECTED ;
wire \NLW_blk00000003_P<47>_UNCONNECTED ;
wire \NLW_blk00000003_P<46>_UNCONNECTED ;
wire \NLW_blk00000003_P<45>_UNCONNECTED ;
wire \NLW_blk00000003_P<44>_UNCONNECTED ;
wire \NLW_blk00000003_P<43>_UNCONNECTED ;
wire \NLW_blk00000003_P<42>_UNCONNECTED ;
wire \NLW_blk00000003_P<41>_UNCONNECTED ;
wire \NLW_blk00000003_P<40>_UNCONNECTED ;
wire \NLW_blk00000003_P<39>_UNCONNECTED ;
wire \NLW_blk00000003_P<38>_UNCONNECTED ;
wire \NLW_blk00000003_P<37>_UNCONNECTED ;
wire \NLW_blk00000003_P<36>_UNCONNECTED ;
wire \NLW_blk00000003_P<35>_UNCONNECTED ;
wire \NLW_blk00000003_P<34>_UNCONNECTED ;
wire \NLW_blk00000003_P<33>_UNCONNECTED ;
wire \NLW_blk00000003_P<32>_UNCONNECTED ;
wire \NLW_blk00000003_P<31>_UNCONNECTED ;
wire \NLW_blk00000003_P<30>_UNCONNECTED ;
wire \NLW_blk00000003_P<29>_UNCONNECTED ;
wire \NLW_blk00000003_P<28>_UNCONNECTED ;
wire \NLW_blk00000003_P<27>_UNCONNECTED ;
wire \NLW_blk00000003_P<26>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<47>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<46>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<45>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<44>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<43>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<42>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<41>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<40>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<39>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<38>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<37>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<36>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<35>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<34>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<33>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<32>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<31>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<30>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<29>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<28>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<27>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<26>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<25>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<24>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<23>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<22>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<21>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<20>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<19>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<18>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<17>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<16>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<15>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<14>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<13>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<12>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<11>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<10>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<9>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<8>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<7>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<6>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<5>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<4>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<3>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<2>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<1>_UNCONNECTED ;
wire \NLW_blk00000003_PCOUT<0>_UNCONNECTED ;
wire \NLW_blk00000003_M<35>_UNCONNECTED ;
wire \NLW_blk00000003_M<34>_UNCONNECTED ;
wire \NLW_blk00000003_M<33>_UNCONNECTED ;
wire \NLW_blk00000003_M<32>_UNCONNECTED ;
wire \NLW_blk00000003_M<31>_UNCONNECTED ;
wire \NLW_blk00000003_M<30>_UNCONNECTED ;
wire \NLW_blk00000003_M<29>_UNCONNECTED ;
wire \NLW_blk00000003_M<28>_UNCONNECTED ;
wire \NLW_blk00000003_M<27>_UNCONNECTED ;
wire \NLW_blk00000003_M<26>_UNCONNECTED ;
wire \NLW_blk00000003_M<25>_UNCONNECTED ;
wire \NLW_blk00000003_M<24>_UNCONNECTED ;
wire \NLW_blk00000003_M<23>_UNCONNECTED ;
wire \NLW_blk00000003_M<22>_UNCONNECTED ;
wire \NLW_blk00000003_M<21>_UNCONNECTED ;
wire \NLW_blk00000003_M<20>_UNCONNECTED ;
wire \NLW_blk00000003_M<19>_UNCONNECTED ;
wire \NLW_blk00000003_M<18>_UNCONNECTED ;
wire \NLW_blk00000003_M<17>_UNCONNECTED ;
wire \NLW_blk00000003_M<16>_UNCONNECTED ;
wire \NLW_blk00000003_M<15>_UNCONNECTED ;
wire \NLW_blk00000003_M<14>_UNCONNECTED ;
wire \NLW_blk00000003_M<13>_UNCONNECTED ;
wire \NLW_blk00000003_M<12>_UNCONNECTED ;
wire \NLW_blk00000003_M<11>_UNCONNECTED ;
wire \NLW_blk00000003_M<10>_UNCONNECTED ;
wire \NLW_blk00000003_M<9>_UNCONNECTED ;
wire \NLW_blk00000003_M<8>_UNCONNECTED ;
wire \NLW_blk00000003_M<7>_UNCONNECTED ;
wire \NLW_blk00000003_M<6>_UNCONNECTED ;
wire \NLW_blk00000003_M<5>_UNCONNECTED ;
wire \NLW_blk00000003_M<4>_UNCONNECTED ;
wire \NLW_blk00000003_M<3>_UNCONNECTED ;
wire \NLW_blk00000003_M<2>_UNCONNECTED ;
wire \NLW_blk00000003_M<1>_UNCONNECTED ;
wire \NLW_blk00000003_M<0>_UNCONNECTED ;
VCC blk00000001 (
.P(sig00000002)
);
GND blk00000002 (
.G(sig00000001)
);
DSP48A1 #(
.A0REG ( 0 ),
.A1REG ( 0 ),
.B0REG ( 0 ),
.B1REG ( 0 ),
.CARRYINREG ( 0 ),
.CARRYINSEL ( "OPMODE5" ),
.CREG ( 0 ),
.DREG ( 0 ),
.MREG ( 0 ),
.OPMODEREG ( 0 ),
.PREG ( 0 ),
.RSTTYPE ( "SYNC" ),
.CARRYOUTREG ( 0 ))
blk00000003 (
.CECARRYIN(sig00000001),
.RSTC(sig00000001),
.RSTCARRYIN(sig00000001),
.CED(sig00000001),
.RSTD(sig00000001),
.CEOPMODE(sig00000001),
.CEC(sig00000001),
.CARRYOUTF(NLW_blk00000003_CARRYOUTF_UNCONNECTED),
.RSTOPMODE(sig00000001),
.RSTM(sig00000001),
.CLK(sig00000001),
.RSTB(sig00000001),
.CEM(sig00000001),
.CEB(sig00000001),
.CARRYIN(sig00000001),
.CEP(sig00000001),
.CEA(sig00000001),
.CARRYOUT(NLW_blk00000003_CARRYOUT_UNCONNECTED),
.RSTA(sig00000001),
.RSTP(sig00000001),
.B({b[17], b[16], b[15], b[14], b[13], b[12], b[11], b[10], b[9], b[8], b[7], b[6], b[5], b[4], b[3], b[2], b[1], b[0]}),
.BCOUT({\NLW_blk00000003_BCOUT<17>_UNCONNECTED , \NLW_blk00000003_BCOUT<16>_UNCONNECTED , \NLW_blk00000003_BCOUT<15>_UNCONNECTED ,
\NLW_blk00000003_BCOUT<14>_UNCONNECTED , \NLW_blk00000003_BCOUT<13>_UNCONNECTED , \NLW_blk00000003_BCOUT<12>_UNCONNECTED ,
\NLW_blk00000003_BCOUT<11>_UNCONNECTED , \NLW_blk00000003_BCOUT<10>_UNCONNECTED , \NLW_blk00000003_BCOUT<9>_UNCONNECTED ,
\NLW_blk00000003_BCOUT<8>_UNCONNECTED , \NLW_blk00000003_BCOUT<7>_UNCONNECTED , \NLW_blk00000003_BCOUT<6>_UNCONNECTED ,
\NLW_blk00000003_BCOUT<5>_UNCONNECTED , \NLW_blk00000003_BCOUT<4>_UNCONNECTED , \NLW_blk00000003_BCOUT<3>_UNCONNECTED ,
\NLW_blk00000003_BCOUT<2>_UNCONNECTED , \NLW_blk00000003_BCOUT<1>_UNCONNECTED , \NLW_blk00000003_BCOUT<0>_UNCONNECTED }),
.PCIN({sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001,
sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001,
sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001,
sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001, sig00000001,
sig00000001, sig00000001, sig00000001, sig00000001, sig00000001}),
.C({a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25], a[25],
a[25], a[25], a[25], a[24], a[23], a[22], a[21], a[20], a[19], a[18], a[17], a[16], a[15], a[14], a[13], a[12], a[11], a[10], a[9], a[8], a[7], a[6],
a[5], a[4], a[3], a[2], a[1], a[0]}),
.P({\NLW_blk00000003_P<47>_UNCONNECTED , \NLW_blk00000003_P<46>_UNCONNECTED , \NLW_blk00000003_P<45>_UNCONNECTED ,
\NLW_blk00000003_P<44>_UNCONNECTED , \NLW_blk00000003_P<43>_UNCONNECTED , \NLW_blk00000003_P<42>_UNCONNECTED , \NLW_blk00000003_P<41>_UNCONNECTED ,
\NLW_blk00000003_P<40>_UNCONNECTED , \NLW_blk00000003_P<39>_UNCONNECTED , \NLW_blk00000003_P<38>_UNCONNECTED , \NLW_blk00000003_P<37>_UNCONNECTED ,
\NLW_blk00000003_P<36>_UNCONNECTED , \NLW_blk00000003_P<35>_UNCONNECTED , \NLW_blk00000003_P<34>_UNCONNECTED , \NLW_blk00000003_P<33>_UNCONNECTED ,
\NLW_blk00000003_P<32>_UNCONNECTED , \NLW_blk00000003_P<31>_UNCONNECTED , \NLW_blk00000003_P<30>_UNCONNECTED , \NLW_blk00000003_P<29>_UNCONNECTED ,
\NLW_blk00000003_P<28>_UNCONNECTED , \NLW_blk00000003_P<27>_UNCONNECTED , \NLW_blk00000003_P<26>_UNCONNECTED , s[25], s[24], s[23], s[22], s[21],
s[20], s[19], s[18], s[17], s[16], s[15], s[14], s[13], s[12], s[11], s[10], s[9], s[8], s[7], s[6], s[5], s[4], s[3], s[2], s[1], s[0]}),
.OPMODE({sig00000001, sig00000001, sig00000001, sig00000001, sig00000002, sig00000002, sig00000002, sig00000002}),
.D({b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25]}),
.PCOUT({\NLW_blk00000003_PCOUT<47>_UNCONNECTED , \NLW_blk00000003_PCOUT<46>_UNCONNECTED , \NLW_blk00000003_PCOUT<45>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<44>_UNCONNECTED , \NLW_blk00000003_PCOUT<43>_UNCONNECTED , \NLW_blk00000003_PCOUT<42>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<41>_UNCONNECTED , \NLW_blk00000003_PCOUT<40>_UNCONNECTED , \NLW_blk00000003_PCOUT<39>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<38>_UNCONNECTED , \NLW_blk00000003_PCOUT<37>_UNCONNECTED , \NLW_blk00000003_PCOUT<36>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<35>_UNCONNECTED , \NLW_blk00000003_PCOUT<34>_UNCONNECTED , \NLW_blk00000003_PCOUT<33>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<32>_UNCONNECTED , \NLW_blk00000003_PCOUT<31>_UNCONNECTED , \NLW_blk00000003_PCOUT<30>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<29>_UNCONNECTED , \NLW_blk00000003_PCOUT<28>_UNCONNECTED , \NLW_blk00000003_PCOUT<27>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<26>_UNCONNECTED , \NLW_blk00000003_PCOUT<25>_UNCONNECTED , \NLW_blk00000003_PCOUT<24>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<23>_UNCONNECTED , \NLW_blk00000003_PCOUT<22>_UNCONNECTED , \NLW_blk00000003_PCOUT<21>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<20>_UNCONNECTED , \NLW_blk00000003_PCOUT<19>_UNCONNECTED , \NLW_blk00000003_PCOUT<18>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<17>_UNCONNECTED , \NLW_blk00000003_PCOUT<16>_UNCONNECTED , \NLW_blk00000003_PCOUT<15>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<14>_UNCONNECTED , \NLW_blk00000003_PCOUT<13>_UNCONNECTED , \NLW_blk00000003_PCOUT<12>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<11>_UNCONNECTED , \NLW_blk00000003_PCOUT<10>_UNCONNECTED , \NLW_blk00000003_PCOUT<9>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<8>_UNCONNECTED , \NLW_blk00000003_PCOUT<7>_UNCONNECTED , \NLW_blk00000003_PCOUT<6>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<5>_UNCONNECTED , \NLW_blk00000003_PCOUT<4>_UNCONNECTED , \NLW_blk00000003_PCOUT<3>_UNCONNECTED ,
\NLW_blk00000003_PCOUT<2>_UNCONNECTED , \NLW_blk00000003_PCOUT<1>_UNCONNECTED , \NLW_blk00000003_PCOUT<0>_UNCONNECTED }),
.A({b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[25], b[24], b[23], b[22], b[21], b[20], b[19], b[18]}),
.M({\NLW_blk00000003_M<35>_UNCONNECTED , \NLW_blk00000003_M<34>_UNCONNECTED , \NLW_blk00000003_M<33>_UNCONNECTED ,
\NLW_blk00000003_M<32>_UNCONNECTED , \NLW_blk00000003_M<31>_UNCONNECTED , \NLW_blk00000003_M<30>_UNCONNECTED , \NLW_blk00000003_M<29>_UNCONNECTED ,
\NLW_blk00000003_M<28>_UNCONNECTED , \NLW_blk00000003_M<27>_UNCONNECTED , \NLW_blk00000003_M<26>_UNCONNECTED , \NLW_blk00000003_M<25>_UNCONNECTED ,
\NLW_blk00000003_M<24>_UNCONNECTED , \NLW_blk00000003_M<23>_UNCONNECTED , \NLW_blk00000003_M<22>_UNCONNECTED , \NLW_blk00000003_M<21>_UNCONNECTED ,
\NLW_blk00000003_M<20>_UNCONNECTED , \NLW_blk00000003_M<19>_UNCONNECTED , \NLW_blk00000003_M<18>_UNCONNECTED , \NLW_blk00000003_M<17>_UNCONNECTED ,
\NLW_blk00000003_M<16>_UNCONNECTED , \NLW_blk00000003_M<15>_UNCONNECTED , \NLW_blk00000003_M<14>_UNCONNECTED , \NLW_blk00000003_M<13>_UNCONNECTED ,
\NLW_blk00000003_M<12>_UNCONNECTED , \NLW_blk00000003_M<11>_UNCONNECTED , \NLW_blk00000003_M<10>_UNCONNECTED , \NLW_blk00000003_M<9>_UNCONNECTED ,
\NLW_blk00000003_M<8>_UNCONNECTED , \NLW_blk00000003_M<7>_UNCONNECTED , \NLW_blk00000003_M<6>_UNCONNECTED , \NLW_blk00000003_M<5>_UNCONNECTED ,
\NLW_blk00000003_M<4>_UNCONNECTED , \NLW_blk00000003_M<3>_UNCONNECTED , \NLW_blk00000003_M<2>_UNCONNECTED , \NLW_blk00000003_M<1>_UNCONNECTED ,
\NLW_blk00000003_M<0>_UNCONNECTED })
);
// synthesis translate_on
endmodule
// synthesis translate_off
`ifndef GLBL
`define GLBL
`timescale 1 ps / 1 ps
module glbl ();
parameter ROC_WIDTH = 100000;
parameter TOC_WIDTH = 0;
//-------- STARTUP Globals --------------
wire GSR;
wire GTS;
wire GWE;
wire PRLD;
tri1 p_up_tmp;
tri (weak1, strong0) PLL_LOCKG = p_up_tmp;
wire PROGB_GLBL;
wire CCLKO_GLBL;
reg GSR_int;
reg GTS_int;
reg PRLD_int;
//-------- JTAG Globals --------------
wire JTAG_TDO_GLBL;
wire JTAG_TCK_GLBL;
wire JTAG_TDI_GLBL;
wire JTAG_TMS_GLBL;
wire JTAG_TRST_GLBL;
reg JTAG_CAPTURE_GLBL;
reg JTAG_RESET_GLBL;
reg JTAG_SHIFT_GLBL;
reg JTAG_UPDATE_GLBL;
reg JTAG_RUNTEST_GLBL;
reg JTAG_SEL1_GLBL = 0;
reg JTAG_SEL2_GLBL = 0 ;
reg JTAG_SEL3_GLBL = 0;
reg JTAG_SEL4_GLBL = 0;
reg JTAG_USER_TDO1_GLBL = 1'bz;
reg JTAG_USER_TDO2_GLBL = 1'bz;
reg JTAG_USER_TDO3_GLBL = 1'bz;
reg JTAG_USER_TDO4_GLBL = 1'bz;
assign (weak1, weak0) GSR = GSR_int;
assign (weak1, weak0) GTS = GTS_int;
assign (weak1, weak0) PRLD = PRLD_int;
initial begin
GSR_int = 1'b1;
PRLD_int = 1'b1;
#(ROC_WIDTH)
GSR_int = 1'b0;
PRLD_int = 1'b0;
end
initial begin
GTS_int = 1'b1;
#(TOC_WIDTH)
GTS_int = 1'b0;
end
endmodule
`endif
// synthesis translate_on
Jump to Line
Something went wrong with that request. Please try again.