

## Profile Information

**Name:** Basavaraj Shikarakhane

**Phone:** 9538130954

**Email:** basavaraj255@gmail.com

**Address:** #481  
Keri oni sarwad  
Bijapur  
Karnataka-586125

## Career Objective

- To obtain a position within the company that will allow me to utilize my skills and knowledge in Physical design for the benefit of the company

## Core Competancy

- Good understanding of fundamentals of CMOS Transistors and circuit theory understanding of fundamentals of CMOS Transist
- Basic knowledge of ASCII flow (RTL to GDSII) understanding of fundamentals of CMOS Transistors and circuit theory
- Good knowledge of Digital Design Concepts. understanding of fundamentals of CMOS Transistors and circuit theory
- Good exposure to technology by undergoing additional training in VLSI.
- Efficient in placement of high count macros during floor planning.
- Good understanding of fundamentals of CMOS Transistors and circuit theory
- Basic knowledge of ASCII flow (RTL to GDSII)
- Good knowledge of Digital Design Concepts.
- Good exposure to technology by undergoing additional training in VLSI.
- Efficient in placement of high count macros during floor planning.

Education Details				
Degree	Discipline	School/College	Year of passing	Aggregate
PG Diploma	Advanced Diploma in ASIC Design - RTL Verification	kiran	2015	-
Degree	Electrical and Electronics	B.L.D.E.A College Of Engineering & Technology	2015	70.94
PUC	-	KCP science college Bijapur, Karnataka Karnataka Pre-University	2010	74.83
SSLC	-	Vivekananda high school sarwad, Bijapur, Karnataka Karnataka Secondary Education Examination	2008	89

## Project Details

<b>Project Title</b>	Block level physical design of torpedo subsystem
<b>Institute Name</b>	RV-VLSI Design Centre

<b>Tools Used</b>	IC Compiler from Synopsys (for physical implementation), Prime Time from Synopsys (for STA), Hercules from Synopsys (for DRC)
<b>Challenges</b>	Placement of macros with restricted orientations and to avoid stacking of macros, have done multiple iterations to come up with an efficient floorplan. Deciding number of power straps to get IR drop (VDD+VSS) less than 5% of 1.8V

<b>Project Name</b>	BE Project Name
<b>Institute Name</b>	B.L.D.E.A College Of Engineering & Technology
<b>Project Description</b>	BE PProject desc
<b>Challenges</b>	asdf asdf asdf sadf
<b>Tools</b>	asdfasdf