

5. Arithmetic Logic Unit

- ⇒ Data can be represented in 2 forms - (i) fixed point
 - (ii) floating point
- ⇒ Arithmetic instruction is used to manipulate the data. 3×5.34 is an example.
- ⇒ negative fixed-point numbers are mostly represented in 2's complement form.
- ⇒ negative floating point numbers are represented in signed magnitude form.
- ⇒ For addition, if the sign of two numbers are same, then add the two numbers & keep the sign of A.
- ⇒ If operation is addition & the signs of two numbers are different then compare the magnitudes, subtract the smaller one from bigger one & keep the sign of A of to the result otherwise complement A

$$\text{principle: } (+A) + (-B)$$

$$(-A) + (+B)$$

$A > B$	$A < B$	$A = B$
$+ (A - B)$	$-(B - A)$	$+ (A - B)$
$-(A - B)$	$+ (B - A)$	$+ (A - B)$

Subtraction Algorithm

$$\Rightarrow (+A) - (+B) \quad A > B, \text{ then } B > A \Rightarrow A = B \\ + (A - B), \quad + (B - A), \quad + (A - B)$$


If operation is subtraction & operands are having same sign then compare the magnitude of A & B & keep the A's sign to result, otherwise A's complement

$$(-A) - (-B) \quad -(A - B) \quad +(B - A) \quad +(A - B)$$

\Rightarrow If operation is subtraction & operands are having different signs then add two operand & keep the A's sign to the result.

$$(+A) - (-B) \quad + (A + B) \\ (-A) - (+B) \quad -(A + B)$$


Hardware Implementation of addition & subtraction



- \Rightarrow B_s, AVF, E, AS are all flip flops
- \Rightarrow Complementor provides B o/p & also its complement of B to the parallel adder based on Mode

If $M=0$, B value \rightarrow parallel adder
 If $M=1$, complement of B + 1 \rightarrow parallel carry (1) adder

Flowchart for add & subtract operations



Hardware for signed is complement addition

and subtraction?

⇒ To represent signed binary numbers, we use left most bit.


(0 - positive num & 1 - for neg. num)

⇒ For addition, we add the two numbers including sign bit also.

⇒ For subtraction, the subtrahend is in 1's complement & we add to the another num to that subtrahend.

⇒ We check the last two carry bits (left most) for overflow & we perform the XOR operation.

⇒ The overflow is set with '1' when the carry is one after XOR operation.




⇒ In accumulator register we take the num A with signed bit & BR register also.

We take the num B with sign bit.

⇒ After that we add the A & B num & finally store in AC register and it checks overflow also.

⇒ If we perform subtraction, it calculates 9's complement for B. subtrahend and add with A, num or minuend & store in AC register.

Algorithm for 8-bit's complement for addition & subtraction




Multiplication Algorithm

- The first one is multiplicand & second one is multiplier and both are 8-bit binary numbers.
- ⇒ If the bit is 1 in multiplier, the partial product is same as multiplicand.
 - ⇒ If the bit is 0 in multiplier, the partial product is all are zeroes.
 - ⇒ finally we add the partial products.

To implement multiplication in hardware, the following are needed:

* We need to use the adder for adding of two binary numbers & accumulate the partial product in register.


- * Instead of shifting the multiplicand to the left, we shift 40 the right. (partial product)
- * When we need not to multiply with '0' we need to add the partial product when the corresponding multiplier is 0.




Hardware for multiply program

⇒ The multiplier value is stored in Q_{right} register and multiplicand is in B_{left} register. The partial product is in Q_{left} register (Initially $Q = 00000$)

⇒ Sequence counter contains the number which is equal to the no. of bits in B multiplied.



⇒ Shift one bit to the right (after adding A with B)



⇒ After shifting decrement Sc.

$$\begin{array}{r}
 10111 \\
 + 01011 \\
 \hline
 00010
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{c} 10111 \\ 01001 \\ + \quad \quad \quad \end{array} \\
 \hline
 \boxed{1} \quad \boxed{100010} \quad \boxed{110010}
 \end{array}$$

E A Q

shift to right

$$\begin{array}{r}
 \begin{array}{c} 10111 \\ 01001 \\ + \quad \quad \quad \end{array} \\
 \hline
 \boxed{0} \quad \boxed{10001} \quad \boxed{01100}
 \end{array}$$

multiply operation

Multiplicand in B
Multiplier in Q

$$\begin{array}{l}
 A_S \leftarrow Q_S \oplus B_S \\
 Q_S \leftarrow Q_S \oplus B_S \\
 A \leftarrow 0, F \leftarrow 0 \\
 SC \leftarrow n-1
 \end{array}$$

(we don't consider signed bit)

= 0 $Q_n = 1$

$EAF \leftarrow A+B$

shift EAQ
 $SC \leftarrow SC-1$

$\neq 0$

$SC = 0$

End
(product is in EAQ)

Numerical example for binary multiplication

Multiplicand $B = 10111$	E	A	Q	Sc
Multipplier in Q	0	00000	10011	101
$Q_n = 1$; add B		<u>10111</u>		
First partial product	0	01011	111001	100
shift right EAQ	0	01011	111001	
$Q_n = 1$; add B		<u>10111</u>		
Second partial product	+	00010		
shift right EAQ	0	10001	01100	011
$Q_n = 0$; shift right EAQ	0	01000	10110	010
$Q_n = 0$; shift right EAQ	0	00100	01011	001
$Q_n = 1$; add B		<u>10111</u>		
Fifth partial product	0	01101	10101	000
shift right EAQ	0	01101	10101	000

Final product in AQ = 0110110101

Multiplication with signed 2's complement form

- ⇒ This is implemented based on Booth algorithm
- ⇒ Booth algorithm is a procedure for multiplication of 2 binary numbers.


$$2^k \leftarrow 2^m$$

0 1 1 1 0 (multiplier)
 $2^4 2^3 2^2 2^1 2^0$

$$2^{k+1} - 2^m = 2^{3+1} - 2^1 = 16 - 2 = 14$$

$$M \times 01110 = M \times 14 = \underbrace{M \times 2^4}_{\text{shift 4 bits}} - \underbrace{M \times 2^1}_{\text{shift 1 bit}}$$

Hardware for Booth algorithm:



In BR, AC & QR registers, we store the value including the signed bit also.

After performing addition & subtraction, we perform arithmetic right shift operations.
(Signed bit remain unchanged while performing arithmetic right shift operation)

- Prior to shifting the multiplicand may be added to partial product, subtracted from the partial product or left unchanged based on following rules :-
- * The multiplicand is subtracted from partial product when encountering the first least significant 1 in the strings of ones in the multiplier. 01110 (right ← left)
- * The multiplicand is added to the partial product when encounters the first zero in a strings of zeroes in the multiplier. 01110
- * The partial product doesn't change when the multiplier bit is identical to the previous bit.

Examp

$-14 = 2\text{'s complement of } 14$

$$\begin{array}{r} 1000 \\ 1000 \\ +1 \\ \hline 100010 \end{array}$$


10 - Sub
01 - add

$$\begin{array}{r} 100010 \\ 00010 \\ +2^1 \\ \hline 100010 \end{array} \quad \begin{array}{r} 100010 \\ -2^4 + 2^2 + 2^1 \\ \hline 100010 \end{array} = -16 + 4 - 2 = -14$$

Algorithm for multiplication of two numbers A & B.

Initial state: $A = \text{Multiplicand}$, $B = \text{Multiplier}$

Multiply:




Convergence adjustment

$ACK \leftarrow 0$

$Q_{n+1} \leftarrow 0$

$SC \leftarrow 0$

$\Rightarrow Q_n Q_{n+1} = 01$



Initial state

$ACK \leftarrow 0$

$Q_{n+1} \leftarrow 0$

$SC \leftarrow 0$

$BR \leftarrow B$

$QR \leftarrow A$

$BR \leftarrow BR + 1$

$ACK \leftarrow ACK + BR$

$QR \leftarrow QR + 1$

$SC \leftarrow SC + 1$

\dots


Array Multiplier

* It is the fastest way for multiplying 2 binary numbers by using combinational circuit.

* It performs only one operation & gives the final result.

* Drawback :- not economical

Multiplicand :- b_1, b_0 } 2-bit binary number
Multiplier :- a_1, a_0



2 bit by 2 bit array multiplier.

⇒ If three bits were there in either multiplier or multiplicand then we use full adder.

⇒ If more than 3 bits are there then we use parallel adder.


Multiplicand - J bits

Multiplier - K bits

then, and gates :- $J \times K$

Parallel adder bits :- $(J-K) \cdot (J-1) \times K$

$b_3 b, b_1 b_0$
 $\times a, a, a_0$
 $a_0 b, a_0 b_2, a_0 b_1, a_0 b_0.$
 $a b, a_1 b_2, a_1 b_1, a_1 b_0.$
 $a_2 b, a_2 b_2, a_2 b_1, a_2 b_0.$



No. of terms in result = J+K

Ans no. of parallel address = ~~J~~¹⁶ K-1

no soft levels $\leq \text{AT}_K$

Division - Algorithm

$$\begin{array}{r} \text{Dividend} \\ \hline A = \text{Dividend} = 0111000000 \\ B = \text{Divisor} = 10001 \end{array}$$

10001) 011000000 (1010

$\begin{array}{r} 101110 \\ \times 01100 \\ \hline 010001 \end{array}$	$\begin{array}{r} 101110 \\ \times 01100 \\ \hline 010001 \end{array}$
$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$	$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$
$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$	$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$
$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$	$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$
$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$	$\begin{array}{r} 010001 \\ \times 01100 \\ \hline 010001 \end{array}$

Quotient = Q

Devidend id = A

$A \subset B$

6 bits $A \geq B$

shift right B & Subtract
enter

$$\text{rem} \geq B$$

SR-B & enter 1 in Q

from {B, E}

$\Sigma A = B$, enter 1 in

Glossary

Remainder < B ; enter 0 in Q

Hardware Implementation

B = Difusor

A
Q } 10 bits of dividend

A - first 5 bits

Q - remaining half bit

E = carry register (initially 0)

- * Shift EAQ to the left by 1 step to 0.00
 - * Add 2's complement of B-B to the EAQ
 - * If E=1 then, if $A \geq B$, set Q=1
E=0, then $A < B$, restore $\oplus A$
 - * Decrement sequence counter.

$$B = 10001, \bar{B} + 1 = 01111$$

E	A	Q	Sc
---	---	---	----

Dividend

01110	00000	5
-------	-------	---

shl EAQ

11100	00000
-------	-------

add $\bar{B} + 1$

01111

01011

E=1, Set Q=1

01011	00001
-------	-------

Subtracting
entering

shl EAQ

0	10110	00010
---	-------	-------

add $\bar{B} + 1$

01111

1	00101
---	-------

in Q
n Q, SR-1

in Q
0 in Q

E=1, Set Qn=1

1	00101	00011
---	-------	-------

3

shl EAQ

0	01010	00110
---	-------	-------

add $\bar{B} + 1$

01111

0	11001
---	-------

Leave
E=0, Set Qn=0
& add B

1	10001
---	-------

01010

00110

2

If b17

shl EAQ

0	10100	01100
---	-------	-------

add $\bar{B} + 1$

01111

1	00011
---	-------

E=1, Set Qn=1

1	00011	01101
---	-------	-------

1

shl EAQ

0	00110	11010
---	-------	-------

add $\bar{B} + 1$

01111

0	10101
---	-------

E=0, leave Qn

1	10001
---	-------

& add B

1	00110
---	-------

11010

0


result = 00110 (remainder)

Quotient = 11010

Divide Overflow

- ⇒ Quotient overflow (When $A > \text{divisor}$)
that overflow bit is stored in flip flop
⇒ Drawback :- Time consuming as we have to transfer Q register value as well as flip flop information.
- ⇒ Divide overflow & divide by zero condition

- * calls subroutines
- * terminates the program
- * raise interrupt request
- * display warning messages



Floating point representation

It contains 2 parts

\Rightarrow fraction part (Mantissa) $\xrightarrow{\text{fixed point number}}$ signed bit

\Rightarrow -Exponent part

It specifies the position of the decimal

is the point. In the member, the axial force

+432.225

It can be represented in system of

$$0.439995 \times 10^3$$

 montessa

General representation of float numbers

$$M \times 8^E$$

For example addition of 2 float numbers

$$0.43225 \times 10^3$$

$$0.0423 \times 10^1$$

↓
shift 2 bits right shift & add

$$0.000423 \times 10^3$$

- A, b7e rep
- B & A
- SF A, = 1
- a & b -

→ 1st parallel adder

2nd parallel adder

Addition

* check if

is +

* Align

* Add

* Norm

- ⇒ Normalized floating point number :-
If the most significant bit is non-zero then it is normalized.
- ⇒ If we add 2 normalized floating numbers then overflow condition may occur.
- ⇒ If we subtract 2 floating numbers then underflow condition may occur (i.e., most significant bit is zero)
- ⇒ Overflow — rightshift
underflow — leftshift

Register configuration :-

Bs | B

b

BR

E

Parallel adder

Parallel adder & comparator

As | A₁ | A

a AC

Qs | Q

q QR

Registers for floating point arithmetic operations

- A_1 bit represents the most significant digit
- $B \& A$ — mantissa
- \Rightarrow If $A_1 = 1$, result has to be normalized
- $\Rightarrow a \& b$ — exponent

\Rightarrow 1st parallel adder is used for adding mantissa values.

\Rightarrow 2nd parallel adder is used for exponent adding.

Addition & subtraction of 2-float point numbers


* check for zeroes (i.e., if any one of the operand is zero or not)


$$A + 0 = A \quad \& \quad 0 - B = -B$$

* Align the mantissa

* Add or subtract the mantissa

* Normalize the result.





Multiplication

The multiplication algorithm can be subdivided into 4 parts e-

1. check for errors

2. Add the exponents

3. Multiply the mantissas of participating numbers

4. Normalize the product

Normalizing is done by dividing the product by 10ⁿ where n is the number of digits in the product.

Exponent adjustment is done by adding n to the exponent of the product.

Product = 1.23456789 × 10¹² × 2.3456789 × 10¹³

Product = 2.7786394321000000 × 10²⁵

Product = 2.7786394321000000 × 10²⁵ × 10⁻²⁶ = 0.27786394321000000

Product = 0.27786394321000000 × 10⁻¹ = 2.7786394321000000 × 10⁻¹

Product = 2.7786394321000000 × 10⁻¹ × 10¹ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ × 10⁻¹ = 0.27786394321000000

Product = 0.27786394321000000 × 10⁻¹ = 2.7786394321000000 × 10⁻¹

Product = 2.7786394321000000 × 10⁻¹ × 10¹ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ × 10⁻¹ = 0.27786394321000000

Product = 0.27786394321000000 × 10⁻¹ = 2.7786394321000000 × 10⁻¹

Product = 2.7786394321000000 × 10⁻¹ × 10¹ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ × 10⁻¹ = 0.27786394321000000

Product = 0.27786394321000000 × 10⁻¹ = 2.7786394321000000 × 10⁻¹

Product = 2.7786394321000000 × 10⁻¹ × 10¹ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ × 10⁻¹ = 0.27786394321000000

Product = 0.27786394321000000 × 10⁻¹ = 2.7786394321000000 × 10⁻¹

Product = 2.7786394321000000 × 10⁻¹ × 10¹ = 2.7786394321000000

Product = 2.7786394321000000 × 10⁰ = 2.7786394321000000