

Teaching scheme

3 hours lecture and 1 hour tutorial per week

Credits: 4**Objectives**

- To impart the basic concepts of microprocessors and interfacing concepts.
- To develop an understanding about the assembly level programming.

Module I (10 hours)

Architecture of 8085 - Registers, Instruction set of 8085 - Instruction Types - Arithmetic - Logic data transfer, Branch, Stack, I/O and Machine Control instructions - Addressing Modes - Direct and Indirect Addressing - Immediate Addressing - Implicit Addressing.

Module II (12 hours)

Subroutines - Stack Operations - Call Return sequence- Programming Examples. Timing and control unit - The fetch operation - Machine cycle and T- State instruction and data flow. Address space partitioning - Memory mapped I/O - I/O mapped I/O.

Module III (14 hours)

Interrupts of 8085 - Hardware & Software Interrupts - Enabling, Disabling and masking of interrupts - Polling - HALT & HOLD states - Programmable interrupt controller - 8259.

Module IV (12 hours)

Data transfer schemes - Programmed data transfer - synchronous and asynchronous transfer - interrupt driven data transfer - DMA data transfer. Study of Interfacing ICs - 8257,8255 programmable peripheral interface (compare it with 8155).

Module V (12 hours)

Programmable interval timer 8253, 8251 -Interfacing Keyboard and display devices, Hardware and Software approach - USART 8251. (interfacing chips functions and internal block diagram only).

Reference Books

1. Gaonkar -Microprocessor Architecture, Programming and Applications with the 8085 - New Age International
2. Renu Singh, B. P. Singh -Microprocessors, Interfacing and Applications New Age International-Third Edition
3. N K Srinath -8085 Microprocessors programming and interfacing - PHI
4. Adithya P. Mathur -Introduction to Microprocessors Systems - PHI
5. KK Tripathi, Rajesh K. Gangwar -Microprocessor and its Applications -Acme learning
6. R.Theagarajan,S.Dhanasekaran,S.Dhanapal -Microprocessor and ITS Applications New Age International
7. N Senthil Kumar,M.saravanan,s.jeevananthan-Microprocessor and microcontrollers Oxford higher education

4/2/16


History:

- First machine (computer) → ABACUS
- Arabic number s/m → 0
- Mechanical devices → eg: Adders, Subtractors.

differential engine.
Analytical engine.
Differential Analyser

Disadvantages:
huge, slow

- Electronics
Semiconductor technology.



- Moore's law: no. of ^{transistors} that can be incorporated into an IC doubles every year.
- IC:
 - Discrete components (1 component in an IC)
 - SSI (10-100 components)
 - MSI (1000 ")
 - LSI (10000 ")
 - VLSI
 - ULSI (millions)

→ Generation of computers :

Gen I : 1940s,
Large
Vacuum
Weeks to calculate → slow.

Gen II : transistors , FFs


Gen III : ICs , semiconductors.

Gen IV : VLSI
production of PCs (IBM PC)


Gen V : High speed computer
Super computer (Intel), Pentium

Gen VI : Artificial Intelligence
Virtual World.


Von Neumann Architecture:



- CPU on a chip is called a microprocessor.



- Computer on a chip \Rightarrow microcontrollers.



\Rightarrow Different MPS:

- 1 bit \rightarrow smaller information computer can handle.
- 4 bit \rightarrow nibble
- 8 bit \rightarrow byte
- 16 bit \rightarrow word


Eg: 4 bit \rightarrow 4004 } handle only 4KB of memory.
 4040 } 4×1024

8 bit microprocessor \rightarrow 1 byte of data could be handled
 \rightarrow 8085 }
 \rightarrow 8080 } 64 KB

16 bit processors \rightarrow 8086
 \rightarrow 80286

32 bit " \rightarrow 80386
 \rightarrow pentium

64 bit " \rightarrow intel core { ..
 \rightarrow speed increased; size decreased.



- Microprocessor based sys.

Register → temporary storage within processor.

- S/m bus

- Address bus
 - to transfer addresses.
- Data bus
 - to transfer data
- control bus
 - signal transfer.


steps involved:

Fetch
↓
Decode
↓
Execute

MODULE I.

8085

- by Intel in 1976
- NMOS technology (n-type MOS)
- 40 pin Dual inline package. (20-20)
- +5V power supply.
- 3 MHz single phase clock
- 8 bit MP
- 8-bit databus
- 16 bit address bus
- 64 kB of memory. ($2^{16} \rightarrow 65536 \approx 64 \text{ kB}$)



Accumulator (8)	Flag Register
B (8)	C (8)
D (8)	E (8)
H (8)	L (8)
SP (16)	
PC (16)	

(Programming model)
 16 bit address bus
 16 bit data bus

B pair (BC)
D pair (DE)
H pair (HL)

Bit positions of various flags in the flag register of 8085

D7	D6	D5	D4	D3	D2	D1	D0
S	Z	AC	P	CY			

ADD B → Mnemonics

- 1) O flag.
- 2) carry flag.
- 3) auxiliary carry flag.
- 4) sign flag.
- 5) parity flag

- 8px 8 bit GPR (B,C,D,E,H,L)
- Two 16 bit SPR (Stack Pointer, Program Counter)
- Two temporary registers (W,Z)
- Flags
- Accumulators (A) (special register)

- Instruction register.
 beginning addr. of stack

- Stack pointer (hold next address after jump)
- Program counter (next instruction's address)
- W, Z → not used in progs but inside loops
→ to move temporarily
Eg: MOV B, C
- Flag → to reflect the result of an operation performed or to hold sign bit.
or carry after operations.

Instruction register (holds code for an operation)

Eg: ADD, MOV.

- Accumulator is used in almost all ALU ops and holds the result after operation.

5/3/16 8 bit MP $\Rightarrow 2^8 = 256$ diff kinds of addresses using 0, 1 to the 8085 can be given.


⇒ Pin diagram of 8085:

X ₁	1	40	V _{CC}
X ₂	2	39	HOLD
RESET OUT	3	38	HLDA
SOD	4	37	CLK (OUT)
SID	5	36	RESET IN
TRAP	6	35	READY
RST 7.5	7	34	I _O /M
RST 6.5	8	33	S ₁
RST 5.5	9	32	RD
INTR	10	31	WR
INTA	11	30	ALE
AD ₀	12	29	S ₀
AD ₁	13	28	A ₁₅
AD ₂	14	27	A ₁₄
AD ₃	15	26	A ₁₃
AD ₄	16	25	A ₁₂
AD ₅	17	24	A ₁₁
AD ₆	18	23	A ₁₀
AD ₇	19	22	A ₉
V _{SS}	20	21	A ₈

Pin diagram

Six Groups:

- Address bus
- Data bus
- control, status and signals
- power supply or frequency signals
- externally initiated signals
- serial I/O ports



ALE → address latch enabled

Before starting the execution a +ve pulse is given to ALE. It makes 8085 to know that we are going to send the address bits through the buses. When the ALE becomes low it indicates that we are going to send data through the pins $AD_0 \rightarrow AD_7$.

8|2 \Rightarrow Address and data bus:

* Address bus \rightarrow unidirectional.

\rightarrow 16 bits.

\rightarrow Higher order 8 bits are actual address.


\rightarrow $AD_0 - AD_7$: multiplexed add/data bus

- bidirectional (for data transfer)

- lower order address bus

- to carry L8B of "

\rightarrow ALE : Address latch enabled.



→ Control and status signals:

* ALE (address latch enabled)

→ when high ; latch is enabled → address is passed.

* IO/ \bar{M}

$\bar{M} \rightarrow$ active low

IO/ \bar{M} → = 0 → memory,

IO/ \bar{M} → = 1 → IO.

* RD → read control signal.

→ active low. RD = 0

* WR → write control signal.

→ active low WR = 0 performs write opn
either from IO or memory depending
on IO/ \bar{M} signal.

* S₁, S₀ → special status signals.

RD, WR : control signals.

IO/ \bar{M} , S₁, S₀ : status signals.

ALE : special signal.

→ Power supply and frequency signals:

* V_{cc} → +5V power supply.

* V_{ss} → ground reference.

* X₁, X₂ → RC or LC n/w is connected to it.

This n/w has a crystal of frequency 6 MHz.
and RL or LC n/w internally divides this
internally by 2 to produce 3MHz 2).

* CLK OUT → we use this pin as clk_1 to nism
other devices external to processor.

→ Externally initiated signals:

• externally coming into processor.

* INTR → interrupt the MP (maskable) ^{delayable}.

* RST 7.5 → Restart interrupt

RST 6.5

RST 5.5

and

move to specific memory location.

priority: $5.5 < 6.5 < 7.5$.

* TRAP → non-maskable interrupt.

→ MP cannot overlook the interrupt request
(neglect)

coming from TRAP. It must be satisfied at
that moment itself.

→ highest priority.

then $\text{RST } 7.5 > 6.5 > 5.5 > \text{INTR}$.

* HOLD →

• DMA: Direct memory access.

• If this is enabled, DMA process can be performed
without involving processor in the process.

* HLDA → Hold acknowledgement

→ to inform reception of HOLD signal.

→ outward signal.

→ initiated after HOLD signal is received.

* INTA → Interrupt acknowledgement.

→ corresponding to INTR.

acknowledgment
to external
signals

- sm)
- * READY → used to delay the MP.
 - to inform MP to wait until the f. IO peripheral ^{or memory} takes time to complete R/W oprn. so that it doesn't perform another fn at that time
 - * RESET IN → Resets MP to totally fresh state.
 - 3 thing performed when this signal is enabled.
 - i) $PC = 0$
 - ii) MP is reset.
 - iii) Buses are tristated (cleared)
 - * RESET OUT → acknowledgement
 - indicates MP is getting reset at present
 - outward signal.

⇒ Serial I/O ports:

- * SID → serial i/p data.
 - one bit at a time (serially) is read or written.
- * SOD → serial o/p data.
 - serially data is given out (one bit at a time)


01/21/16

⇒ 8085 Architecture:

ADD B → 80H (opcode)
opcode.

- All instrns are represented by opcodes in memory.
 - single operand instrn.
 - two " "
- Temp register: holds 2nd oprn " from memory or register
- ~~All~~ Arithmetic and Logic circuit for performing oprn and result is given to A.
- Flags: Reflect result of oprn.

8085's main component is ALU; • Accumulator: holds 1st operand of any A/W oprn.



8085 MP Functional Block Diagram

\Rightarrow Control and status signals :

8085 machine cycle status and control signals.

Machine Cycle	<u>Status</u>			Control Signals.
	IO/M	S ₁	S ₀	
Opcode Fetch	0	1	1	$\overline{RD} = 0$
Memory Read	0	1	0	$\overline{RD} = 0$
Memory Write	0	0	1	$\overline{WR} = 0$
IO Read	1	1	0	$\overline{RD} = 0$
IO Write	1	0	1	$\overline{WR} = 0$
Interrupt Acknowledge	1	1	1	$\overline{INTA} = 0$
Half	Z	0	0	$\overline{RD}, \overline{WR} = Z$ and $\overline{INTA} = 1$
Hold	Z	X	X	
Reset	Z	X	X	

Z \rightarrow Tri-state (neither on/off)

X \rightarrow Unspecified

- To execute an instruction, generate opcode (hex code) stored in memory.

$2005 \rightarrow \text{MOV C, A}$: move contents of accumulator to C reg.
(dest, source)

$2006 \rightarrow \text{ADD B}$

Convert the mnemonic to hexcode ($4F \rightarrow$ opcode) entered in the ~~8085~~ main memory (outside processor). PC will initially store

be loaded with 1st instr's address \rightarrow Reg-select unit select PC and activate it \rightarrow address from PC is taken and placed in address latch \rightarrow Inc/Dec will increment value in PC to next address \rightarrow from the address latch, address is taken to address and data bus \rightarrow given to internal bus.

16 lines of address comes to main memory and goes to (2005) which contains 4F. In control unit, RD signal sent to main memory. Reach locⁿ (2005) and takes the infⁿ 4F will be taken through the data bus to internal data bus to the instr register \rightarrow taken to instr decoder \rightarrow decode 4F \rightarrow understands the oprⁿ and tell to control logic. CL activates accumulator. Content taken from A \rightarrow Reg. select ~~signals~~ activates and tell multiplexer to place data in C register from A.

Add \rightarrow accumulator \rightarrow ALU \rightarrow perform add \rightarrow result ~~is~~ stored back in accumulator.

12/2

$2^8 = 256$ instruction form 0 \rightarrow 256 are possible in 8085. They are written first in mnemonics and then converted to hex code to be stored in MP. After MP converts it to binary. However, only 246 are used.

MOV \rightarrow ~~80H~~^{4F} \rightarrow 0100 0000.
ADD \rightarrow 80H \rightarrow

Opcode	Operand	
op ^m code	instruction.	
→ ADD B		- 8 bit data.
→ MVI B, 32H	(more immediate)	- 16 bit data
→ CMA : implicit operand. (operand in address itself)		- internal regs.
		- memory loc
		- Address
		- implicit

} diff kind of operands.

⇒ Instruction Size:

- * 1 byte → requires only 1 byte of main mly.
- * 2 byte → " " 2 "
- * 3 byte → " " 3 " "

- Add B : requires only 1 byte of memory to be stored in d

↳ 80H

CMA , INRA → one byte each

- MVI A, 32H : 2 bytes are used
 - one for opcode.
 - one for operand

80H	{ 1 byte.
3E	{ 2 bytes
32	
3A	{ 3 bytes.
50	
20	
m/y	

- LDA 2050H : 3 byte instrn.
 - ↓ 16 byte operand.
 - 8A requires 2 bytes.
 - 2050 : 20 SD
 - higher bytes ↓ lower bytes.

⇒ Instruction Type:

8 diff categories of instructions in 8085.

⇒ Data transfer Instructions:

- also diff Data movement or Data copy.

- copies content of source to destⁿ.
- none of the flags are affected

a) Blw registers:

$\boxed{\text{MOV Rd, Rs}}$ → 1 byte

Eg: MOV D, B ; move B content to D reg.

- we have A, B, C, D, E, H, L → 7 possible register
∴ Total 49 instructions are possible here.

7 { $\begin{array}{ll} \text{MOV A, A} & \text{MOV B, A} \\ \text{MOV A, B} & \vdots \\ \text{MOV A, C} & \text{MOV B, B} \\ \text{MOV A, D} & \vdots \\ \text{MOV A, E} & \text{MOV C, C} \\ \text{MOV A, H} & \vdots \\ \text{MOV A, L} & \text{MOV H, H} \\ \text{MOV A, L} & \vdots \\ \text{MOV B, L} & \text{MOV L, L} \end{array}$

7 } are useless.

MOV D, B : B [72 | xx | C] → new content of D after execution of this instrⁿ;

D [... | xx | E]

B [72 | xx | C]

D [72 | xx | E]

15/2

b) Blw memory and registers:

$\boxed{\text{MOV Rd, M}}$
 $\boxed{\text{MOV M, Rs}}$

} requires 1 byte to store in ^{max} memory.


whatever content in HL register is taken as content of memory H [20 | 05] (i.e) address to be accessed

∴ $\text{MOV B, M} \Rightarrow$ Content in ^M memory

Instruction set classification.

- * Data transfer instructions.
- * Arithmetic instructions
- * Logical instructions
- * Input / output operation
- * Stack operations
- * Machine control ~~last~~ operations
- * Branch instrn.

So, the 8bit MOV M, B is performed as:



MOV Rd, M → 7 instructions of this type } 16 instructions possible
MOV M, Rs → 7 " " " } 64 Memory and reg.

c) Specific data byte to reg or memory


• MVI → move immediate.

•


MVI	Rd, data.
MVI	M, data.

 → 2 bytes reqd. } 8 instructions of this type.

Eg: MVI B, 32H



Eg: MVI M, F2.



d) Load 16 bit number in a reg pair.

- ~~LXI~~ → Load register pair immediate.
→ load extended reg. "

• LXI Rp, data

Rp : B, D, H, SP

↓
stack point


B \Rightarrow BC
D \Rightarrow DE
H \Rightarrow HL

Eg: LXI B, 2050

B 20 | 50 C

Eg: LXI H, 2134 ; MOVI M, 32H

\Rightarrow H 21 | 34 C \rightarrow MOVI M, 32H \rightarrow



- total 4 diff LXI instructions are possible.
- allows us to write a data to a specific Memory location

e) Load and store:


* Load accumulator indirect.

LDAX H \Leftrightarrow MOVI

1 byte. \leftarrow 2 word. \rightarrow LDAX Rp.

Rp \rightarrow B, D.

Eg: LDAX B : whatever value in BC pairs (16 bit) will be loaded to accumulator. addressed by



* Load accumulator direct:

LDA addr \rightarrow 3 bytes

on instrn


Eg: LDA 2033H ; A

63 ...

C2 20 33 \rightarrow A F9

- we directly specify address to be accessed.
- * Store Accumulator Indirect:
- | | |
|------|----|
| STAX | Rp |
|------|----|
- $R_p \rightarrow B, D$.
- ↳ 1 byte.

Eg: STAX B: whatever content in A is stored to address in BC pair.



- * store accumulator direct

STA	addr	→ 1 byte
-----	------	----------

Eg: STA \$233 #

• STAX H \leftrightarrow MOV M,A



- To add 32 + 33:
 - i) MVI A, 32 .
 - ii) MVI B, 33
 - iii) Add B
 - iv) STA 2233

MVI M,32 .
LDA 2233

- *

LHLD	addr
------	------


• Load to HL pair

• LHLD 2050 : whatever ~~content~~ address is given, its value is given to L reg and content of next address (incremented) is given to H.




* SHLD addr → 1 instr.

e.g. SHLD 2233



* XCHG

- exchange contents of HL and DE pair



• $49 + 14 + 8 + 4 + 4 + 2 + 2 + 1 \rightarrow$ total 84 instructions

⇒ Arithmetic Instructions: value of flag is set.

* Addition:

ADD R/M → 7+1 instructions
→ one byte each.

e.g. ADD B : adds ^(first of)A content with ^(second of)B.
ADD M.

$$\begin{array}{r} \text{ADD B : } \cancel{\text{A}} \text{ (47H) : } 01000\ 0111 \\ \text{B (51H) : } 0101\ 0001 \\ \hline 1001\ 1000 \rightarrow 98 \end{array}$$

98 is stored in A.

value of flag is { $S=1$ $Z=0$ $C=1$
 $AC=0$ $P=0$ $CY=0$

$$\text{ADD M} \quad (A) \rightarrow 76H \quad \begin{array}{r} 0111 \\ 1010 \\ \hline 1000 \end{array}$$

$$HL \rightarrow 2005 \quad \begin{array}{r} 0110 \\ 0010 \\ \hline 1000 \end{array}$$

2005 A2

$$(A) \rightarrow 98H \rightarrow \begin{array}{r} 0111 \\ 1010 \\ \hline 1000 \end{array} \quad S=0 \\ (B) \rightarrow 51H \rightarrow \begin{array}{r} 0110 \\ 0010 \\ \hline 1000 \end{array} \quad Z=0 \\ \quad \quad \quad AC=0 \\ \quad \quad \quad P=1 \\ \quad \quad \quad CY=1. \end{math>$$

2byte ADI data

Add immediate

ADI 59H.

$$(A) \leftarrow (A) + 59H$$

$$A \rightarrow 4A$$

$$S=1 \quad AC=1 \\ Z=0 \quad P=1 \quad CY=0.$$

$$\begin{array}{r} 0100 \\ 0101 \\ \hline 1010 \end{array} \quad \begin{array}{r} 1010 \\ 1001 \\ \hline 0011 \end{array}$$

A3

one bit.

ADC R/M

→ add carry (to add 8+ bit nos.)

$$(A) \leftarrow (A) + (R/M) + CY$$

• multibyte.

$$\text{Eg: } \begin{array}{l} BC \rightarrow 2498 \\ DE \rightarrow 5491 \\ \hline = = 89 \end{array} \quad \left. \begin{array}{l} \{ \text{ADD.} \\ \text{ADC.} \end{array} \right.$$

$$\text{Eg: } (A) \rightarrow 12H$$

$$(D) \rightarrow 4AH \quad \begin{array}{r} 100001 \\ S Z AC P CY \end{array}$$

$$\text{ADC D} \Rightarrow \begin{array}{r} 12 \\ 4A \\ \hline \end{array}$$

$$\begin{array}{r} 0001 \\ 0100 \\ \hline 0101 \end{array} \quad \begin{array}{r} 0010 \\ 1010 \\ \hline 1101 \end{array}$$

5 D.

100000

Eg: ADC M.

$$(A) \rightarrow 23$$

$$HL \rightarrow 2005$$

$$2005 \rightarrow 20$$

00001

solt:

$$\begin{array}{r}
 23 \\
 20 \\
 + 1 \\
 \hline
 44
 \end{array}$$

$$\begin{array}{r}
 0010 \\
 0010 \\
 0000 \\
 \hline
 0100
 \end{array}
 = 44$$

2byte

ACI data

$$(A) \leftarrow (A) + (\text{data}) + CY$$

Eg: ACI 57H

$$(A) \rightarrow 26$$

100001
CY

solt:

$$\begin{array}{r}
 57 \\
 26 \\
 + 1 \\
 \hline
 7E
 \end{array}$$

$$\begin{array}{r}
 0101 \\
 0010 \\
 + 1 \\
 \hline
 0111
 \end{array}
 = 7E$$

* Subtraction:

c

SUB R/M

- 7+1 instructions

- 1 byte each

- flag modified after oprn.

SUB R

SUB M

$$(A) \leftarrow (A) - (R)$$

After subtrn, value in carry flag is always complemnted

Eg: SUB C

$$(A) \rightarrow 3FH$$

$$\begin{array}{r}
 + 0011 \\
 1100 \\
 \hline
 011110111
 \end{array}$$

Flag complemented
after ex

00001

$$(C) \rightarrow 40H$$

$$\begin{array}{r}
 0100 \\
 1011 \\
 + 1111 \\
 \hline
 11000000
 \end{array}$$

1111 0111

SUI data

→ subtract immediate from accumulator

Eg: SUI 37H
(A) → 40

$$40H - 3FH \Rightarrow 0100\ 0000$$

$$\begin{array}{r}
 37 : 0011 \quad 0111.2 \\
 * 1100 \quad 1000 \\
 \hline
 & + & 1 \\
 & \hline
 1100 & 1001
 \end{array}$$

SBB R/M

$$(A) \leftarrow (A) - (R/M) - \text{Borrow}_{(CY)} \rightarrow \begin{array}{l} \text{current CY} \\ \text{flag value} \end{array}$$

$$(A) - ((R/M) + \text{Borrow})$$

SBB B \Rightarrow (A) \Rightarrow 3FH
 (B) \Rightarrow 3FH
 C4 \rightarrow 1

→ 2 carry setting :
 • during execution
 • after operation CY is complemented

SBI data

Eg, SBI 25 H
(A) → 3AH
CH = 1

$$\begin{array}{r}
 0010 \\
 + 0101 \\
 \hline
 0010 \\
 - 0110 \\
 \hline
 1101 \\
 \hline
 1010
 \end{array}
 \quad (c_4) \quad (c_4=0)$$

$$\begin{array}{r}
 0011\ 0110 \\
 +101\ 1010 \\
 \hline
 0001\ 0000
 \end{array}$$

$CY = 0$

~~increment~~

* Increment:

→ carry not modified.

INR R/M

→ increment R or M.

Eg: INR D.

(D) → FF H.

Ans) $\begin{array}{r} 1111\ 1111 \\ +1 \\ \hline 0000\ 0000 \end{array}$

neglect $\boxed{1}$ $s=0\ z=1\ p=1\ AC=1\ CY=0$

INX Rp

→ increment register pair.

Rp → B, D, H, SP

Q) HL → 9FFF

INX H ⇒ Ans) A000.

* No flags are affected
(none of the flags)

at Decrement: - only carry remain unmodified,
all other flags are modified.

DCR R/M

DCX Rp

Eg: DCR B
 $(B) \rightarrow 00H$

add two compl^{ts}.

DCX H
 $H \text{ (} \rightarrow F123 \text{)}$

→ Logical Operations:

- AND, OR, XOR, NOT

ANA R/M

ANI data

→ logical AND opⁿ
→ S, Z, P modified

based on result

→ carry is always reset

→ AC is always set.

Eg: ANI 5FH.

Eg: ANA D.

$(A) \rightarrow 54$

$(D) \rightarrow 82$

$$\begin{array}{r} 0101 \ 0100 \\ 1000 \ 0010 \\ \hline 0000 \ 0000 \end{array}$$

S=0 CY=0

Z=1 AC=1

P=1

ORA R/M

- S, Z, P
- CY, AC & reset.

ORI data

XRA R/M

- S, Z, P
- C, AC reset
always

XRI data

CMA

- complement Accumulator available
- operand is implicitly specified inside the instruction.
- 1 byte
- no flags affected.

CMC

- complement carry flag
- only CY is complement
- no other flags are affected.

~~Set~~

Eg:

0 0 0 1 1	→	0 0 0 1 0
S Z Ae P CY		

STC

- set CY
- CY always equal to 1.

Compare Instructions:

→ 2 operands : 1st operand is Accumulator.
2nd → R/M.

CMP R/M

- * first the 2 operands are subtracted and CY flag is set based on the result.

(A) < R/M → CY is set Z is reset

(A) = R/M → CY is reset Z is set.

(A) > R/M → CY and Z is reset.

- Actual subtraction is not happening but operr is subtraction (internally)
- Content of source or operand is not modified.

Same operations for CPI data

(A) < data → CY = 1 Z = 0

(A) = data → CY = 0 Z = 1

(A) > data → CY = 0 Z = 0

e.g. CMP B.

$(A) \rightarrow 57H$ $(B) \rightarrow 62H$	$\begin{array}{r} 0101 \\ 1001 \\ \hline 1110 \end{array}$ $\begin{array}{r} 0101 \\ 1001 \\ \hline 1111 \end{array}$ $\rightarrow \begin{array}{r} 0110 \\ 1001 \\ \hline 1110 \end{array} (\text{AC})$	$S=1$ $P=1$ $AC=1$.
--	--	----------------------------

→ Rotate Instructions:

RLC

→ Rotate (A) left.


→ S,Z,P,AC are not modified.

→ CY is modified based on D.

Eg: RLC

(A) → AFH

CY → 0



- each bit moved
- $D_7 \rightarrow D_0$
- $CY \rightarrow CY$.

Result:

4F


$CY = 1$.

RRC


→ Rotate(A) Right.

Eg: (A): AFH

$CY \rightarrow 0$





Ans)



RAL


→ Rotate (A) left through carry.



1
CY

RAR

→ Rotate (A) right through carry.



101101101010111

1
CY

⇒ 16 bit addition:

DAD Rp

Rp → B, D, H, SP.

(HL) ← (Rp) + (HL).

Eg: DAD H H [02 | 42] L.

$$\begin{array}{r} 0242 \\ 0242 \\ \hline 0484 \end{array}$$

Ans) H [04 | 84] L

DAA → Decimal Adjust Accumulator.

DAA → no operands
→ all flags are altered.

↳ get an answer in BCD.

Eg: → only instr. of 8085 MP of this kind.
→ " in which AC flag is used internally.

(A) → 39_{BCD} } answer stored in (A)

(B) → 12_{BCD}

To convert to BCD, 8 bits

4 bits

D₇ - D₄.

+ 60H

4 bits

D₃ - D₀.

+ 06H

if > 9 or CY → set if > 9 or AC → set

$$\begin{array}{r} 0011 \quad 1001 \\ 0001 \quad 0010 \\ \hline 0100 \quad 1011 \\ + 000 \quad 0110 \text{ (6)} \\ \hline 0101 \quad 0001 \end{array}$$

Eg: (A): 85_{BCD}.

+ 68_{BCD}.

153.


CY = 1
S = 0
P = 0
Z = 0
-21

$$\begin{array}{r} 1000 \quad 0101 \\ 0110 \quad 1000 \\ \hline 1110 \quad 1101 \\ + 0110 \quad 0110 \\ \hline 0101 \quad 0011 \end{array}$$

\Rightarrow Input / Output Instructions:

- I/O devices.
 - take data to processor. (IN)
 - put " from processor. (OUT)
 - value taken is placed in accumulator.
- to access memory : 16 bit address $\rightarrow A_0 - A_{15}$
- to access I/O devices : 8 bit $\rightarrow A_8 - A_{15}$ or $A_0 - A_7$
- $\boxed{\text{IN port-address}} \quad (\text{A}) \leftarrow \text{i/p device.}$

Eg: IN 5FH.



Eg: OUT 60H.

\Rightarrow Branch Instructions:

- * Jump instructions
 - unconditional
 - conditional
- * call and return instructions.
- * Restart instructions.

$\boxed{\# \text{JMP 16 bit}}$

→ unconditional: whatever be the status of flags, JMP is executed.

Eg: 2000 JMP 2050

2050

$\boxed{\rightarrow \text{ADD B}}$
INRA.

- Based on status of AC flag no conditional jump instruction is given.

But based on other 4 flags, we can have conditional jump instruction.

S, Z, P, CY.

JC 16 bit (CY=1) → Jump on carry.

JNC 16 bit (CY=0) → Jump on no carry.

JP 16 bit (S=0) → Jump on +ve (plus)

JM 16 bit (S=1) → Jump on minus

JPE 16 bit (P=1) → Jump on even parity

JPO 16 bit (P=0) → n n odd n

JZ 16 bit (Z=1) → n n zero

JNZ 16 bit (Z=0) → n n non-zero

→ call and return instructions are used to manage subroutines.



CALL, 2050



moves to destination.



↓ fn executed.
return on encountering RET

→ Restart instructions are to restart after interrupt.

⇒ Machine control Instructions:

* **HLT**

→ Halt.

- stop execution (as final step in pgm).
- buses in high impedance.
- Registers unaltered.

* **NOP**

→ No operation.

- To introduce 'the delays' (increase processing time)
- Troubleshooting

* Related to interrupts.

* **EI** ; enable interrupt.

* **DI** ; disable interrupt.

* **SIM** ; set interrupt mask.

* **RIM** ; ^{read} Rext interrupt mask.

Eg: ADD B.

LDA 2050.

ADD A

80
3A
50
20
79

} ADD B

NOP

NOP

NOP

} ADD A

⇒ Addressing Modes:

* Immediate

* Register

* Direct / Absolute

* Register Indirect

* implicit / implied

operands

• 8/16 bit data

• Register

• Memory location

• 8/16 bit address

• Implicit

MVI A, 87H ; LDA Q500

Q To M

ADD B

Mov A,M

(W) 50H (from I/P).

CMA

Ans

Immediate : operand is immediately specified in instruction itself. MVI A, 87H

Register : operands are specified using register

ADD B. ; MOV B,C

Q

Ans

Direct / Absolute : Directly specify our operand by its ~~ad~~ location.

LDA 12500H ; IN 87H

↓
port address

Q

Register Indirect : using register pair, we indirectly specify operand.

LDA X B.

Ans

Implicit / Implied : operand implicitly specified in instruction

CMA

Q

Ans

LDA

LXI

SUB

STA

Q) To load a number 87H into the accumulator and move it to register B.

Ans.

MVI A, 87H.

MOV B, A.

HLT.

Q) Load the number 37H into register B and display it in the output port whose address is 03H.

Ans

MVI B, 37H

MOV A, B.

OUT 03H

HLT.

Q) Load the number 93H in accumulator and B7H in C register and add these number and add 35H to the result.

Ans

MVI A, 93H.

MVI C, B7H.

ADD C.

ADI 35H.

HLT

Q) Subtract contents of memory location 2051 from the location 2050 and store result in 2052.

Ans

LDA 2050

LXI H, 2051

SUB M.

STA 2052.

LDA 2051.

SUB B, A.

STA 2050.

SUB B.

STA 2052.

$2052 = 2050 - 2051.$

LDA 2051 LDA 2051

Mov B, A Mov B, A.

ANLD 2050 41LD

SUB L.

STA 2052.

Q) Add first 5 natural numbers.

Ans

MVI A, 01H	MVI B, 02H
ADI 02H	MVI A, 01H
ADI 03H	ADD B
ADI 04H	INR B
ADI 05H	ADD B
	INR B
	ADD B

2050 MVI A, 00H	MVI A, 00H
2052 MVI B, 01H	MVI B, 01H
2054 MVI C, 05H	MVI C, 05H
2056 ADD B	ADD B
2057 INR B	INR B
2058 DCR C	DCR C
2059 JNZ 2056	JNZ 2056

} loop.

Q) Add two number 9B and AF and display result in off port. 03H. If carry occurs, display carry in off port 03H instead of result.

Ans

MVI A, 9BH	MVI A, 9BH
MOV B, A	MVI B, AFH
MVI A, AF	ADD B
ADD B	OUT 03 JRC
OUT 03 JRC	05 JC label
05 JC label	OUT 03H
label MVI A, 01H	label MVI A, 01H
OUT 03H	OUT 03H