Square Root Approximation 0.1.-

Generated by Doxygen 1.9.8

1 Topic Index	1
1.1 Topics	1
2 Data Structure Index	5
2.1 Data Structures	5
3 File Index	7
3.1 File List	7
4 Topic Documentation	9
4.1 STM32F4xx_StdPeriph_Driver	9
4.1.1 Detailed Description	9
4.1.2 ADC	9
4.1.2.1 Detailed Description	12
4.1.2.2 Macro Definition Documentation	12
4.1.2.3 Function Documentation	14
4.1.2.4 ADC_Private_Functions	33
4.1.2.5 ADC_Exported_Constants	61
4.1.3 GPIO	87
4.1.3.1 Detailed Description	88
4.1.3.2 Macro Definition Documentation	89
4.1.3.3 Enumeration Type Documentation	89
4.1.3.4 Function Documentation	92
4.1.3.5 GPIO_Private_Functions	99
4.1.3.6 GPIO_Exported_Constants	10
4.1.4 I2C	22
4.1.4.1 Detailed Description	24
4.1.4.2 Macro Definition Documentation	24
4.1.4.3 Function Documentation	24
4.1.4.4 I2C_Private_Functions	40
4.1.4.5 I2C_Exported_Constants	62
4.1.5 RCC	
4.1.5.1 Detailed Description	82
4.1.5.2 Macro Definition Documentation	82
4.1.5.3 Function Documentation	84
	12
4.1.5.5 RCC_Exported_Constants	44
4.1.6 USART	
4.1.6.1 Detailed Description	
4.1.6.2 Macro Definition Documentation	
4.1.6.3 Function Documentation	
4.1.6.4 USART Private Functions	
4.1.6.5 USART_Exported_Constants	
= · · · ·==· · · · · · · · · · · · · ·	

4.2 CMSIS.		07
4.2.1 D	etailed Description	80
4.2.2 S	tm32f4xx_system	80
	4.2.2.1 Detailed Description	80
	4.2.2.2 STM32F4xx_System_Private_Includes	80
	4.2.2.3 STM32F4xx_System_Private_TypesDefinitions	80
	4.2.2.4 STM32F4xx_System_Private_Defines	80
	4.2.2.5 STM32F4xx_System_Private_Macros	80
	4.2.2.6 STM32F4xx_System_Private_Variables	80
	4.2.2.7 STM32F4xx_System_Private_FunctionPrototypes	09
	4.2.2.8 STM32F4xx_System_Private_Functions	09
5 Data Structure	e Documentation 3	11
5.1 _ADC_In	itTypeDef Struct Reference	11
5.1.1 Fi	ield Documentation	11
	5.1.1.1 ClockPrescaler	11
	5.1.1.2 ContinuousConvMode	11
	5.1.1.3 DataAlign	11
	5.1.1.4 DiscontinuousConvMode	11
	5.1.1.5 DMAContinuousRequests	12
	5.1.1.6 EOCSelection	12
	5.1.1.7 ExternalTrigConv	12
	5.1.1.8 ExternalTrigConvEdge	12
	5.1.1.9 NbrOfConversion	12
	5.1.1.10 NbrOfDiscConversion	12
	5.1.1.11 Resolution	12
	5.1.1.12 ScanConvMode	12
5.2 ADC_Cha	annelConfTypeDef Struct Reference	12
5.2.1 Fi	ield Documentation	13
	5.2.1.1 Channel	13
	5.2.1.2 Offset	13
	5.2.1.3 Rank	13
	5.2.1.4 SamplingTime	13
5.3 ADC_Coi	mmonInitTypeDef Struct Reference	13
5.3.1 D	etailed Description	13
5.3.2 Fi	ield Documentation	13
	5.3.2.1 ADC_DMAAccessMode	13
	5.3.2.2 ADC_Mode	14
	5.3.2.3 ADC_Prescaler	14
	5.3.2.4 ADC_TwoSamplingDelay	14
5.4 ADC_Hai	ndleTypeDef Struct Reference	14
5 4 1 Fi	ield Documentation	14

5.8.2.6 I2C_OwnAddress1		 	 	318
5.9 PinMap Struct Reference		 	 	319
5.9.1 Field Documentation		 	 	319
5.9.1.1 function		 	 	319
5.9.1.2 peripheral		 	 	319
5.9.1.3 pin		 	 	319
5.10 RCC_ClocksTypeDef Struct Reference		 	 	319
5.10.1 Field Documentation		 	 	319
5.10.1.1 HCLK_Frequency		 	 	319
5.10.1.2 PCLK1_Frequency		 	 	319
5.10.1.3 PCLK2_Frequency		 	 	319
5.10.1.4 SYSCLK_Frequency		 	 	320
5.11 USART_ClockInitTypeDef Struct Reference .		 	 	320
5.11.1 Detailed Description		 	 	320
5.11.2 Field Documentation		 	 	320
5.11.2.1 USART_Clock		 	 	320
5.11.2.2 USART_CPHA		 	 	320
5.11.2.3 USART_CPOL		 	 	320
5.11.2.4 USART_LastBit		 	 	320
5.12 USART_InitTypeDef Struct Reference		 	 	320
5.12.1 Detailed Description		 	 	321
5.12.2 Field Documentation		 	 	321
5.12.2.1 USART_BaudRate		 	 	321
5.12.2.2 USART_HardwareFlowCont	trol	 	 	321
5.12.2.3 USART_Mode		 	 	321
5.12.2.4 USART_Parity		 	 	321
5.12.2.5 USART_StopBits		 	 	321
5.12.2.6 USART_WordLength		 	 	321
6 File Documentation				323
6.1 drivers/adc.c File Reference				323
6.1.1 Function Documentation				
6.1.1.1 _ADC_ConfigChannel()				
6.1.1.2 _ADC_GetValue()				
6.1.1.3 _ADC_Init()				
6.1.1.4 _ADC_PollForConversion() .				
6.1.1.5 _adc_read()				
6.1.1.6 _ADC_Start()				
6.1.1.7 _GPIO_Init()				
6.1.1.8 adc_init()				
6.1.1.9 adc_read()				
6.1.1.10 analogin_init()				

6.1.1.11 pin_function()
6.1.1.12 pinmap_find_function()
6.1.1.13 pinmap_find_peripheral()
6.1.1.14 pinmap_function()
6.1.1.15 pinmap_peripheral()
6.1.1.16 pinmap_pinout()
6.1.2 Variable Documentation
6.1.2.1 AdcHandle
6.1.2.2 PinMap_ADC
6.2 drivers/adc.h File Reference
6.2.1 Detailed Description
6.2.2 Macro Definition Documentation
6.2.2.1 _ADC_GET_FLAG
6.2.2.2 _IS_BIT_CLR
6.2.2.3 _IS_BIT_SET
6.2.2.4 ADC1_BASE
6.2.2.5 ADC_CHANNEL_0
6.2.2.6 ADC_CHANNEL_1
6.2.2.7 ADC_CHANNEL_10
6.2.2.8 ADC_CHANNEL_11
6.2.2.9 ADC_CHANNEL_12
6.2.2.10 ADC_CHANNEL_13
6.2.2.11 ADC_CHANNEL_14
6.2.2.12 ADC_CHANNEL_15
6.2.2.13 ADC_CHANNEL_16
6.2.2.14 ADC_CHANNEL_17
6.2.2.15 ADC_CHANNEL_18
6.2.2.16 ADC_CHANNEL_2
6.2.2.17 ADC_CHANNEL_3
6.2.2.18 ADC_CHANNEL_4
6.2.2.19 ADC_CHANNEL_5
6.2.2.20 ADC_CHANNEL_6
6.2.2.21 ADC_CHANNEL_7
6.2.2.22 ADC_CHANNEL_8
6.2.2.23 ADC_CHANNEL_9
6.2.2.24 ADC_CHANNEL_TEMPSENSOR
6.2.2.25 ADC_CHANNEL_VBAT
6.2.2.26 ADC_CHANNEL_VREFINT
6.2.2.27 ADC_CR1_DISCONTINUOUS
6.2.2.28 ADC_CR1_SCANCONV
6.2.2.29 ADC_CR2_CONTINUOUS
6.2.2.30 ADC_CB2_DMAContBeg

6.2.2.31 ADC_CR2_EOCSelection	30
6.2.2.32 ADC_SMPR1	30
6.2.2.33 ADC_SMPR2	330
6.2.2.34 ADC_SOFTWARE_START	330
6.2.2.35 ADC_SQR1	330
6.2.2.36 ADC_SQR1_RK	331
6.2.2.37 ADC_SQR2_RK	331
6.2.2.38 ADC_SQR3_RK	331
6.2.2.39 ADC_STAB_DELAY_US	331
6.2.2.40 GPIO_MODE	331
6.2.2.41 GPIO_NOPULL	331
6.2.2.42 GPIO_PULLDOWN	331
6.2.2.43 GPIO_PULLUP	
6.2.2.44 GPIO_SPEED_FAST	331
6.2.2.45 GPIO_SPEED_HIGH	331
6.2.2.46 GPIO_SPEED_LOW	331
6.2.2.47 GPIO_SPEED_MEDIUM	32
6.2.2.48 GPIOA_BASE	332
6.2.2.49 RCC_ADC1_CLK_ENABLE	32
6.2.2.50 RCC_GPIOA_CLK_ENABLE	332
6.2.2.51 RCC_GPIOB_CLK_ENABLE	32
6.2.2.52 RCC_GPIOC_CLK_ENABLE	332
6.2.2.53 STM_MODE_ANALOG	
6.2.2.54 STM_PIN	32
6.2.2.55 STM_PIN_AFNUM	333
6.2.2.56 STM_PIN_CHANNEL	333
6.2.2.57 STM_PIN_DATA_EXT	333
6.2.2.58 STM_PIN_MODE	333
6.2.2.59 STM_PIN_PUPD	333
6.2.2.60 STM_PORT	333
6.2.2.61 UNUSED	333
6.2.3 Enumeration Type Documentation	333
6.2.3.1 ADCName	333
6.2.3.2 HAL_ADC_StateTypeDef	333
6.2.3.3 HAL_LockTypeDef	334
6.2.3.4 PortName	334
6.2.4 Function Documentation	334
6.2.4.1 _ADC_ConfigChannel()	334
6.2.4.2 _ADC_GetValue()	334
6.2.4.3 _ADC_Init()	334
6.2.4.4 _ADC_PollForConversion()	35
6.2.4.5 _adc_read()	35

6.2.4.6 _ADC_Start()
6.2.4.7 _GPIO_Init()
6.2.4.8 adc_init()
6.2.4.9 adc_read()
6.2.4.10 analogin_init()
6.2.4.11 pin_function()
6.2.4.12 pinmap_find_peripheral()
6.2.4.13 pinmap_function()
6.2.4.14 pinmap_peripheral()
6.2.4.15 pinmap_pinout()
6.3 adc.h
6.4 drivers/comparator.c File Reference
6.4.1 Function Documentation
6.4.1.1 comparator_init()
6.4.1.2 comparator_read()
6.5 drivers/comparator.h File Reference
6.5.1 Detailed Description
6.5.2 Enumeration Type Documentation
6.5.2.1 ComparatorTriggerMode
6.5.3 Function Documentation
6.5.3.1 comparator_init()
6.5.3.2 comparator_read()
6.5.3.3 comparator_set_callback()
6.5.3.4 comparator_set_trigger()
6.6 comparator.h
6.7 drivers/gpio.c File Reference
6.7.1 Function Documentation
6.7.1.1 EXTI0_IRQHandler()
6.7.1.2 EXTI15_10_IRQHandler()
6.7.1.3 EXTI1_IRQHandler()
6.7.1.4 EXTI2_IRQHandler()
6.7.1.5 EXTI3_IRQHandler()
6.7.1.6 EXTI4_IRQHandler()
6.7.1.7 EXTI9_5_IRQHandler()
6.7.1.8 gpio_get()
6.7.1.9 gpio_get_range()
6.7.1.10 gpio_set()
6.7.1.11 gpio_set_callback()
6.7.1.12 gpio_set_mode()
6.7.1.13 gpio_set_range()
6.7.1.14 gpio_set_trigger()
6.7.1.15 gpio_toggle()

6.7.2 Variable Documentation	344
6.7.2.1 EXTI_port_set	344
6.7.2.2 IRQ_pin_index	344
6.7.2.3 IRQ_port_num	344
6.7.2.4 IRQ_status	344
6.7.2.5 priority	344
6.7.2.6 prioritygroup	345
6.8 drivers/gpio.h File Reference	345
6.8.1 Detailed Description	345
6.8.2 Enumeration Type Documentation	345
6.8.2.1 PinMode	345
6.8.2.2 TriggerMode	346
6.8.3 Function Documentation	346
6.8.3.1 gpio_get()	346
6.8.3.2 gpio_get_range()	346
6.8.3.3 gpio_set()	346
6.8.3.4 gpio_set_callback()	347
6.8.3.5 gpio_set_mode()	347
6.8.3.6 gpio_set_range()	347
6.8.3.7 gpio_set_trigger()	348
6.8.3.8 gpio_toggle()	348
6.9 gpio.h	348
6.10 drivers/i2c.c File Reference	349
6.10.1 Function Documentation	349
6.10.1.1 i2c_init()	349
6.10.1.2 i2c_read()	349
6.10.1.3 i2c_write()	349
6.11 drivers/i2c.h File Reference	350
6.11.1 Detailed Description	350
6.11.2 Function Documentation	350
6.11.2.1 i2c_init()	350
6.11.2.2 i2c_read()	350
6.11.2.3 i2c_write()	350
6.12 i2c.h	351
6.13 drivers/platform.h File Reference	351
6.13.1 Macro Definition Documentation	352
6.13.1.1 ADC_BITS	352
6.13.1.2 ADC_MASK	352
6.13.1.3 CLK_FREQ	352
6.13.1.4 DAC_BITS	352
6.13.1.5 DAC_MASK	352
6.13.1.6 GET_PIN_INDEX	352

6.13.1.7 GET_PORT	2
6.13.1.8 GET_PORT_INDEX	2
6.13.1.9 LED_OFF	3
6.13.1.10 LED_ON	3
6.13.1.11 P_ADC	3
6.13.1.12 P_CMP_NEG	3
6.13.1.13 P_CMP_PLUS	
6.13.1.14 P_DBG_ISR	
6.13.1.15 P_DBG_MAIN	
6.13.1.16 P_IR	
6.13.1.17 P_LCD_DATA4	
6.13.1.18 P_LCD_DATA5	
6.13.1.19 P_LCD_DATA6	
6.13.1.20 P_LCD_DATA7	
6.13.1.21 P_LCD_E	
6.13.1.22 P_LCD_RS	
6.13.1.23 P_LCD_RW	3
6.13.1.24 P_LED_B	
6.13.1.25 P_LED_G	4
6.13.1.26 P_LED_R	
6.13.1.27 P_PERIOD	
6.13.1.28 P_RX	
6.13.1.29 P_SAMPLE	
6.13.1.30 P_SCL	
6.13.1.31 P_SDA	4
6.13.1.32 P_SPEAKER	
6.13.1.33 P_SW	4
6.13.1.34 P_SW_CR	4
6.13.1.35 P_SW_DN	4
6.13.1.36 P_SW_LT	4
6.13.1.37 P_SW_RT	4
6.13.1.38 P_SW_UP	4
6.13.1.39 P_TX	5
6.13.2 Enumeration Type Documentation	5
6.13.2.1 Pin	5
6.14 platform.h	6
6.15 drivers/stm32f4xx_adc.c File Reference	8
6.15.1 Detailed Description	0
6.16 drivers/stm32f4xx_adc.h File Reference	1
6.16.1 Detailed Description	6
6.17 stm32f4xx_adc.h	7
6.18 drivers/stm32f4xx_gpio.c File Reference	1

6.18.1 Detailed Description
6.19 drivers/stm32f4xx_gpio.h File Reference
6.19.1 Detailed Description
6.20 stm32f4xx_gpio.h
6.21 drivers/stm32f4xx_i2c.c File Reference
6.21.1 Detailed Description
6.22 drivers/stm32f4xx_i2c.h File Reference
6.22.1 Detailed Description
6.23 stm32f4xx_i2c.h
6.24 drivers/stm32f4xx_rcc.c File Reference
6.24.1 Detailed Description
6.24.2 Macro Definition Documentation
6.24.2.1 HSE_STARTUP_TIMEOUT
6.24.2.2 HSE_VALUE
6.24.2.3 HSI_VALUE
6.25 drivers/stm32f4xx_rcc.h File Reference
6.25.1 Detailed Description
6.26 stm32f4xx_rcc.h
6.27 drivers/stm32f4xx_usart.c File Reference
6.27.1 Detailed Description
6.28 drivers/stm32f4xx_usart.h File Reference
6.28.1 Detailed Description
6.29 stm32f4xx_usart.h
6.30 drivers/timer.c File Reference
6.30.1 Function Documentation
6.30.1.1 SysTick_Handler()
6.30.1.2 timer_disable()
6.30.1.3 timer_enable()
6.30.1.4 timer_init()
6.30.1.5 timer_set_callback()
6.30.2 Variable Documentation
6.30.2.1 timer_period
6.31 drivers/timer.h File Reference
6.31.1 Detailed Description
6.31.2 Function Documentation
6.31.2.1 timer_disable()
6.31.2.2 timer_enable()
6.31.2.3 timer_init()
6.31.2.4 timer_irq_handler()
6.31.2.5 timer_set_callback()
6.32 timer.h
6.33 drivers/uart.c File Reference

6.33.1 Function Documentation
6.33.1.1 uart_enable()
6.33.1.2 uart_init()
6.33.1.3 uart_print()
6.33.1.4 uart_rx()
6.33.1.5 uart_set_rx_callback()
6.33.1.6 uart_tx()
6.33.1.7 USART2_IRQHandler()
6.34 drivers/uart.h File Reference
6.34.1 Detailed Description
6.34.2 Function Documentation
6.34.2.1 uart_enable()
6.34.2.2 uart_init()
6.34.2.3 uart_print()
6.34.2.4 uart_rx()
6.34.2.5 uart_set_rx_callback()
6.34.2.6 uart_tx()
6.35 uart.h
6.36 Objects/adc.d File Reference
6.37 Objects/comparator.d File Reference
6.38 Objects/gpio.d File Reference
6.39 Objects/i2c.d File Reference
6.40 Objects/main.d File Reference
6.41 Objects/startup_stm32f401xe.d File Reference
6.42 Objects/stm32f4xx_adc.d File Reference
6.43 Objects/stm32f4xx_gpio.d File Reference
6.44 Objects/stm32f4xx_i2c.d File Reference
6.45 Objects/stm32f4xx_rcc.d File Reference
6.46 Objects/stm32f4xx_usart.d File Reference
6.47 Objects/system_stm32f4xx.d File Reference
6.48 Objects/timer.d File Reference
6.49 Objects/uart.d File Reference
6.50 RTE/_Target_1/RTE_Components.h File Reference
6.50.1 Macro Definition Documentation
6.50.1.1 CMSIS_device_header
6.50.1.2 RTE_DEVICE_STARTUP_STM32F4XX
6.51 RTE_Components.h
6.52 RTE/Device/STM32F401RETx/system_stm32f4xx.c File Reference
6.52.1 Detailed Description
6.53 src/main.c File Reference
6.53.1 Detailed Description
6.53.2 Function Documentation

	427
6.53.2.3 my_sqrt_int()	. 426
6.53.2.2 my_sqrt_fixed_point()	. 424
6.53.2.1 main()	. 424
	6.53.2.2 my_sqrt_fixed_point()

Chapter 1

Topic Index

1.1 Topics

Here is a list of all topics with brief descriptions:

STM32F4xx_StdPeriph_Driver	 9
ADC	 . 9
ADC_Private_Functions	 33
Initialization and Configuration functions	 34
Analog Watchdog configuration functions	
Temperature Sensor, Vrefint (Voltage Reference internal)	 40
Regular Channels Configuration functions	
Regular Channels DMA Configuration functions	 47
Injected channels Configuration functions	 49
Interrupts and flags management functions	 56
ADC_Exported_Constants	 61
ADC_Common_mode	 62
ADC_Prescaler	 64
ADC_Direct_memory_access_mode_for_multi_mode	 65
ADC_delay_between_2_sampling_phases	 66
ADC_resolution	 68
ADC_external_trigger_edge_for_regular_channels_conversion	 69
ADC_extrenal_trigger_sources_for_regular_channels_conversion	 70
ADC_data_align	
ADC_channels	 73
ADC_sampling_times	
ADC_external_trigger_edge_for_injected_channels_conversion	
ADC_extrenal_trigger_sources_for_injected_channels_conversion	
ADC_injected_channel_selection	
ADC_analog_watchdog_selection	
ADC_interrupts_definition	
ADC_flags_definition	
ADC_thresholds	
ADC_injected_offset	
ADC_injected_length	
ADC_injected_rank	
ADC_regular_length	
ADC_regular_rank	
ADC_regular_discontinuous_mode_number	
GPIO	 . 87

2 Topic Index

GPIO_Private_Functions	
Initialization and Configuration	
GPIO Read and Write	
GPIO Alternate functions configuration function	
GPIO_Exported_Constants	
_ _ _	
_ · ·	
I2C	
I2C_Private_Functions	
S S	
DMA transfers management functions	
Interrupts events and flags management function	ns
I2C_Exported_Constants	
I2C mode	
I2C duty cycle in fast mode	
- ·- ·	
_	
_	
_ •	
– –	
<u> </u>	
_ • _	
IZC_Events	
100	470
— — —	
I2C_clock_speed	
I2C_clock_speed RCC	
I2C_clock_speed RCC	179 179 179 170 170 171 179 179 180 181 182 183 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 184 1
I2C_clock_speed RCC	
I2C_clock_speed RCC	179 179 212 179 20 configuration functions 212 20 configuration functions 221 226 241 244 244 245 245 246 247 248 248
I2C_clock_speed RCC	
I2C_clock_speed RCC	179 179 212 2 configuration functions 212 2 on functions 221 226 241 244 244 245 245 247 248 249 250
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuratio Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source	179 179 212 2 configuration functions 212 2 on functions 221 2 configuration functions 222 2 configuration
I2C_clock_speed RCC RCC_Private_Functions	179 179 212 179 20 configuration functions 212 20 configuration functions 221 20 configuration functions 221 226 224 241 244 245 245 247 248 249 250 250 253
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_ATC_Clock_Source RCC_ATC_Clock_Source RCC_ATC_Clock_Source RCC_I2S_Clock_Source	179 179 212 179 212 20 configuration functions 212 20 configuration functions 221 226 241 244 244 245 245 247 248 249 250 250 253 254 254
I2C_clock_speed RCC	179 179 212 2 configuration functions 212 2 on functions 221 2 configuration functions 221 2 26 241 2 241 244 2 245 245 2 247 248 2 249 250 2 253 253 2 254 254 2 254 254
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_AHB3_Peripherals	179 179 212 2 configuration functions 212 2 con functions 221 226 241 244 245 245 245 247 248 249 250 253 254 254 254 255 256 256 257
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_AHB3_Peripherals RCC_APB1_Peripherals	179 179 212 2 configuration functions 212 2 on functions 221 226 241 244 244 245 245 247 248 249 250 250 253 254 254 255 254 257 257
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_AHB3_Peripherals RCC_APB1_Peripherals RCC_APB1_Peripherals RCC_APB2_Peripherals	179 179 212 2 configuration functions 212 2 con functions 221 2 con functions 221 2 con functions 241 2 con functions 242 2 con functions 241 2 con functions 242 2 con functions 241 2 con functions 242 2 con functions 221 2 con functions <
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuratio Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_APB1_Peripherals RCC_APB2_Peripherals RCC_APB2_Peripherals RCC_APB2_Peripherals RCC_MCO1_Clock_Source_Prescaler	179 179 212 2 configuration functions 212 2 con functions 221 2 configuration
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_APB1_Peripherals RCC_APB2_Peripherals RCC_APB2_Peripherals RCC_MCO1_Clock_Source_Prescaler RCC_MCO2_Clock_Source_Prescaler	179 179 212 2 configuration functions 212 2 con functions 221 2 configuration
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_APB1_Peripherals RCC_APB1_Peripherals RCC_APB2_Peripherals RCC_MCO1_Clock_Source_Prescaler RCC_MCO2_Clock_Source_Prescaler RCC_Flag	179 179 212 2 configuration functions 212 2 configuration functions 221 2 configuration functions 221 2 26 241 2 24 244 2 245 245 2 246 247 2 248 249 2 250 250 2 253 254 2 254 256 2 257 257 2 259 261 2 262 263
I2C_clock_speed RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_AHB3_Peripherals RCC_APB1_Peripherals RCC_APB1_Peripherals RCC_APB2_Peripherals RCC_MCO1_Clock_Source_Prescaler RCC_MCO2_Clock_Source_Prescaler RCC_Flag USART	179 179 212 2 configuration functions 212 2 con functions 221 2 26 241 2 24 244 2 245 245 2 247 248 2 249 250 2 250 250 2 254 254 2 257 257 2 257 257 2 259 261 2 262 263 2 263 265
RCC RCC_Private_Functions Internal and external clocks, PLL, CSS and MCO System AHB and APB busses clocks configuration Peripheral clocks configuration functions Interrupts and flags management functions Interrupts and flags management functions RCC_Exported_Constants RCC_HSE_configuration RCC_PLL_Clock_Source RCC_System_Clock_Source RCC_AHB_Clock_Source RCC_APB1_APB2_Clock_Source RCC_Interrupt_Source RCC_LSE_Configuration RCC_RTC_Clock_Source RCC_I2S_Clock_Source RCC_AHB1_Peripherals RCC_AHB2_Peripherals RCC_AHB3_Peripherals RCC_APB1_Peripherals RCC_APB2_Peripherals RCC_MCO1_Clock_Source_Prescaler RCC_MCO2_Clock_Source_Prescaler RCC_Flag USART USART_Private_Functions	179 179 212 2 configuration functions 212 2 con functions 221 2 26 241 2 24 244 2 245 245 2 247 248 2 249 250 2 250 250 2 254 254 2 257 257 2 257 257 2 259 261 2 262 263 2 263 265

1.1 Topics 3

Data transfers functions
MultiProcessor Communication functions
LIN mode functions
Halfduplex mode function
Smartcard mode functions
IrDA mode functions
DMA transfers management functions
Interrupts and flags management functions
USART_Exported_Constants
USART_Word_Length
USART_Stop_Bits
USART_Parity
USART_Mode
USART_Hardware_Flow_Control
USART_Clock
USART_Clock_Polarity
USART_Clock_Phase
USART_Last_Bit
USART_Interrupt_definition
USART_Legacy
USART_DMA_Requests
USART_WakeUp_methods
USART_LIN_Break_Detection_Length
USART_IrDA_Low_Power
USART_Flags
CMSIS
Stm32f4xx_system
STM32F4xx_System_Private_Includes
STM32F4xx System Private TypesDefinitions
STM32F4xx System Private Defines
STM32F4xx System Private Macros
STM32F4xx_System_Private_Variables
STM32F4xx System Private FunctionPrototypes
STM32F4xx System Private Functions

4 Topic Index

Chapter 2

Data Structure Index

2.1 Data Structures

Here are the data structures with brief descriptions:

_ADC_InitTypeDef	 311
_ADC_InitTypeDef	 312
ADC_CommonInitTypeDef	
ADC Common Init structure definition	
313	
ADC_HandleTypeDef	 314
ADC_InitTypeDef	
ADC Init structure definition	
315	
analogin_s	 316
GPIO_InitTypeDef	
GPIO Init structure definition	
316	
I2C_InitTypeDef	
I2C Init structure definition	
318	
PinMap	 319
RCC_ClocksTypeDef	 319
USART_ClockInitTypeDef	
USART Clock Init Structure definition	
320	
USART_InitTypeDef	
USART Init Structure definition	
320	

6 Data Structure Index

Chapter 3

File Index

3.1 File List

Here is a list of all files with brief descriptions:

drivers/adc.c	323
Internal analogue to digital converter (ADC) controller	325
drivers/comparator.c	338
drivers/comparator.h	550
Exposes functions of an internal comparator	339
drivers/gpio.c	341
drivers/gpio.h	011
Implements general purpose I/O	345
drivers/i2c.c	349
drivers/i2c.h	
Controller for hardware I2C module, configured as a master	350
drivers/platform.h	351
drivers/stm32f4xx adc.c	
This file provides firmware functions to manage the following functionalities of the Analog to	
Digital Convertor (ADC) peripheral:	358
drivers/stm32f4xx_adc.h	
This file contains all the functions prototypes for the ADC firmware library	361
drivers/stm32f4xx_gpio.c	
This file provides firmware functions to manage the following functionalities of the GPIO peripheral:	
371	
drivers/stm32f4xx_gpio.h	
This file contains all the functions prototypes for the GPIO firmware library	373
drivers/stm32f4xx_i2c.c	
This file provides firmware functions to manage the following functionalities of the Inter-integrated circuit (I2C)	380
drivers/stm32f4xx_i2c.h	
This file contains all the functions prototypes for the I2C firmware library	383
drivers/stm32f4xx_rcc.c	
This file provides firmware functions to manage the following functionalities of the Reset and	
clock control (RCC) peripheral:	392
drivers/stm32f4xx_rcc.h	
This file contains all the functions prototypes for the RCC firmware library	396

8 File Index

drivers/stm32f4xx usart.c
This file provides firmware functions to manage the following functionalities of the Universal
synchronous asynchronous receiver transmitter (USART):
406
drivers/stm32f4xx_usart.h
This file contains all the functions prototypes for the USART firmware library
drivers/timer.c
drivers/timer.h
Controller for a hardware timer module
drivers/uart.c
drivers/uart.h
Controller for a hardware UART module
Objects/adc.d
Objects/comparator.d
Objects/gpio.d
Objects/i2c.d
Objects/main.d
Objects/startup_stm32f401xe.d
Objects/stm32f4xx_adc.d
Objects/stm32f4xx_gpio.d
Objects/stm32f4xx_i2c.d
Objects/stm32f4xx_rcc.d
Objects/stm32f4xx_usart.d
Objects/system_stm32f4xx.d
Objects/timer.d
Objects/uart.d
RTE/_Target_1/RTE_Components.h
RTE/Device/STM32F401RETx/system_stm32f4xx.c
CMSIS Cortex-M4 Device Peripheral Access Layer System Source File
src/main.c
Square Root Approximation using Integer Approach - Project 1 Module 1

Chapter 4

Topic Documentation

4.1 STM32F4xx_StdPeriph_Driver

Modules

• ADC

ADC driver modules.

• GPIO

GPIO driver modules.

I2C

I2C driver modules.

• RCC

RCC driver modules.

• USART

USART driver modules.

4.1.1 Detailed Description

4.1.2 ADC

ADC driver modules.

Modules

- ADC_Private_Functions
- ADC_Exported_Constants

Data Structures

struct ADC_InitTypeDef

ADC Init structure definition

• struct ADC_CommonInitTypeDef

ADC Common Init structure definition

Macros

- #define CR1_DISCNUM_RESET ((uint32_t)0xFFFF1FFF)
- #define CR1 AWDCH RESET ((uint32 t)0xFFFFFE0)
- #define CR1 AWDMode RESET ((uint32 t)0xFF3FFDFF)
- #define CR1 CLEAR MASK ((uint32 t)0xFCFFFEFF)
- #define CR2_EXTEN_RESET ((uint32_t)0xCFFFFFFF)
- #define CR2_JEXTEN_RESET ((uint32_t)0xFFCFFFF)
- #define CR2 JEXTSEL RESET ((uint32 t)0xFFF0FFF)
- #define CR2 CLEAR MASK ((uint32 t)0xC0FFF7FD)
- #define SQR3 SQ SET ((uint32 t)0x0000001F)
- #define SQR2_SQ_SET ((uint32_t)0x0000001F)
- #define SQR1_SQ_SET ((uint32_t)0x0000001F)
- #define SQR1 L RESET ((uint32 t)0xFF0FFFF)
- #define JSQR_JSQ_SET ((uint32_t)0x0000001F)
- #define JSQR JL SET ((uint32 t)0x00300000)
- #define JSQR JL RESET ((uint32 t)0xFFCFFFF)
- #define SMPR1_SMP_SET ((uint32_t)0x00000007)
- #define SMPR2 SMP SET ((uint32 t)0x00000007)
- #define JDR_OFFSET ((uint8_t)0x28)
- #define CDR ADDRESS ((uint32 t)0x40012308)
- #define CR_CLEAR_MASK ((uint32_t)0xFFFC30E0)

Functions

• void ADC_DeInit (void)

Deinitializes all ADCs peripherals registers to their default reset values.

void ADC_Init (ADC_TypeDef *ADCx, ADC_InitTypeDef *ADC_InitStruct)

Initializes the ADCx peripheral according to the specified parameters in the ADC_InitStruct.

void ADC_StructInit (ADC_InitTypeDef *ADC_InitStruct)

Fills each ADC_InitStruct member with its default value.

void ADC_CommonInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Initializes the ADCs peripherals according to the specified parameters in the ADC_CommonInitStruct.

void ADC_CommonStructInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Fills each ADC CommonInitStruct member with its default value.

void ADC_Cmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC peripheral.

void ADC_AnalogWatchdogCmd (ADC_TypeDef *ADCx, uint32_t ADC_AnalogWatchdog)

Enables or disables the analog watchdog on single/all regular or injected channels.

 void ADC_AnalogWatchdogThresholdsConfig (ADC_TypeDef *ADCx, uint16_t HighThreshold, uint16_← t LowThreshold)

Configures the high and low thresholds of the analog watchdog.

void ADC AnalogWatchdogSingleChannelConfig (ADC TypeDef *ADCx, uint8 t ADC Channel)

Configures the analog watchdog guarded single channel.

• void ADC_TempSensorVrefintCmd (FunctionalState NewState)

Enables or disables the temperature sensor and Vrefint channels.

void ADC VBATCmd (FunctionalState NewState)

Enables or disables the VBAT (Voltage Battery) channel.

void ADC_RegularChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_←
t ADC SampleTime)

Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.

void ADC_SoftwareStartConv (ADC_TypeDef *ADCx)

Enables the selected ADC software start conversion of the regular channels.

FlagStatus ADC_GetSoftwareStartConvStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start regular conversion Status.

void ADC_EOCOnEachRegularChannelCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the EOC on each regular channel conversion.

void ADC_ContinuousModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC continuous conversion mode.

void ADC_DiscModeChannelCountConfig (ADC_TypeDef *ADCx, uint8_t Number)

Configures the discontinuous mode for the selected ADC regular group channel.

void ADC_DiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode on regular group channel for the specified ADC.

uint16 t ADC GetConversionValue (ADC TypeDef *ADCx)

Returns the last ADCx conversion result data for regular channel.

uint32 t ADC GetMultiModeConversionValue (void)

Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode.

void ADC_DMACmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC DMA request.

• void ADC_DMARequestAfterLastTransferCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC DMA request after last transfer (Single-ADC mode)

void ADC MultiModeDMARequestAfterLastTransferCmd (FunctionalState NewState)

Enables or disables the ADC DMA request after last transfer in multi ADC mode

void ADC_InjectedChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_←
t ADC SampleTime)

Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time.

void ADC_InjectedSequencerLengthConfig (ADC_TypeDef *ADCx, uint8_t Length)

Configures the sequencer length for injected channels.

• void ADC_SetInjectedOffset (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)

Set the injected channels conversion value offset.

void ADC_ExternalTrigInjectedConvConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjecConv)
 Configures the ADCx external trigger for injected channels conversion.

void ADC_ExternalTrigInjectedConvEdgeConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjec
 — ConvEdge)

Configures the ADCx external trigger edge for injected channels conversion.

void ADC_SoftwareStartInjectedConv (ADC_TypeDef *ADCx)

Enables the selected ADC software start conversion of the injected channels.

FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start injected conversion Status.

void ADC_AutoInjectedConvCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the selected ADC automatic injected group conversion after regular one.

void ADC_InjectedDiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode for injected group channel for the specified ADC.

uint16_t ADC_GetInjectedConversionValue (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel)

Returns the ADC injected channel conversion result.

void ADC_ITConfig (ADC_TypeDef *ADCx, uint16_t ADC_IT, FunctionalState NewState)

Enables or disables the specified ADC interrupts.

• FlagStatus ADC_GetFlagStatus (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Checks whether the specified ADC flag is set or not.

void ADC_ClearFlag (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Clears the ADCx's pending flags.

- ITStatus ADC_GetITStatus (ADC_TypeDef *ADCx, uint16_t ADC_IT)

 Checks whether the specified ADC interrupt has occurred or not.
- void ADC_ClearITPendingBit (ADC_TypeDef *ADCx, uint16_t ADC_IT)

 Clears the ADCx's interrupt pending bits.

4.1.2.1 Detailed Description

ADC driver modules.

4.1.2.2 Macro Definition Documentation

4.1.2.2.1 CDR_ADDRESS

#define CDR_ADDRESS ((uint32_t)0x40012308)

4.1.2.2.2 CR1_AWDCH_RESET

#define CR1_AWDCH_RESET ((uint32_t)0xFFFFFFE0)

4.1.2.2.3 CR1_AWDMode_RESET

#define CR1_AWDMode_RESET ((uint32_t)0xFF3FFDFF)

4.1.2.2.4 CR1_CLEAR_MASK

#define CR1_CLEAR_MASK ((uint32_t)0xFCFFFEFF)

4.1.2.2.5 CR1_DISCNUM_RESET

#define CR1_DISCNUM_RESET ((uint32_t)0xFFFF1FFF)

4.1.2.2.6 CR2 CLEAR MASK

#define CR2_CLEAR_MASK ((uint32_t)0xC0FFF7FD)

4.1.2.2.7 CR2_EXTEN_RESET

#define CR2_EXTEN_RESET ((uint32_t)0xCFFFFFFF)

4.1.2.2.8 CR2_JEXTEN_RESET

#define CR2_JEXTEN_RESET ((uint32_t)0xFFCFFFFF)

4.1.2.2.9 CR2_JEXTSEL_RESET

#define CR2_JEXTSEL_RESET ((uint32_t)0xFFF0FFFF)

4.1.2.2.10 CR_CLEAR_MASK

#define CR_CLEAR_MASK ((uint32_t)0xFFFC30E0)

4.1.2.2.11 JDR_OFFSET

#define JDR_OFFSET ((uint8_t)0x28)

4.1.2.2.12 JSQR_JL_RESET

#define JSQR_JL_RESET ((uint32_t)0xFFCFFFFF)

4.1.2.2.13 JSQR_JL_SET

#define JSQR_JL_SET ((uint32_t)0x00300000)

4.1.2.2.14 JSQR_JSQ_SET

#define JSQR_JSQ_SET ((uint32_t)0x0000001F)

4.1.2.2.15 SMPR1_SMP_SET

#define SMPR1_SMP_SET ((uint32_t)0x00000007)

4.1.2.2.16 SMPR2_SMP_SET

#define SMPR2_SMP_SET ((uint32_t)0x0000007)

4.1.2.2.17 SQR1_L_RESET

#define SQR1_L_RESET ((uint32_t)0xFF0FFFFF)

4.1.2.2.18 SQR1_SQ_SET

 $\texttt{\#define SQR1_SQ_SET ((uint32_t)0x0000001F)}$

4.1.2.2.19 SQR2_SQ_SET

```
#define SQR2_SQ_SET ((uint32_t)0x0000001F)
```

4.1.2.2.20 SQR3_SQ_SET

```
#define SQR3_SQ_SET ((uint32_t)0x0000001F)
```

4.1.2.3 Function Documentation

4.1.2.3.1 ADC_AnalogWatchdogCmd()

Enables or disables the analog watchdog on single/all regular or injected channels.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_AnalogWatchdog	the ADC analog watchdog configuration. This parameter can be one of the following values:
	ADC_AnalogWatchdog_SingleRegEnable: Analog watchdog on a single regular channel
	 ADC_AnalogWatchdog_SingleInjecEnable: Analog watchdog on a single injected channel
	ADC_AnalogWatchdog_SingleRegOrInjecEnable: Analog watchdog on a single regular or injected channel
	ADC_AnalogWatchdog_AllRegEnable: Analog watchdog on all regular channel
	 ADC_AnalogWatchdog_AllInjecEnable: Analog watchdog on all injected channel
	ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
	ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog

Return values

None	

4.1.2.3.2 ADC_AnalogWatchdogSingleChannelConfig()

 $\verb"void ADC_AnalogWatchdogSingleChannelConfig" ($

```
ADC_TypeDef * ADCx,
uint8_t ADC_Channel )
```

Configures the analog watchdog guarded single channel.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_Channel	the ADC channel to configure for the analog watchdog. This parameter can be one of the following values:
	ADC_Channel_0: ADC Channel0 selected
	ADC_Channel_1: ADC Channel1 selected
	ADC_Channel_2: ADC Channel2 selected
	ADC_Channel_3: ADC Channel3 selected
	ADC_Channel_4: ADC Channel4 selected
	ADC_Channel_5: ADC Channel5 selected
	ADC_Channel_6: ADC Channel6 selected
	ADC_Channel_7: ADC Channel7 selected
	ADC_Channel_8: ADC Channel8 selected
	ADC_Channel_9: ADC Channel9 selected
	ADC_Channel_10: ADC Channel10 selected
	ADC_Channel_11: ADC Channel11 selected
	ADC_Channel_12: ADC Channel12 selected
	ADC_Channel_13: ADC Channel13 selected
	ADC_Channel_14: ADC Channel14 selected
	ADC_Channel_15: ADC Channel15 selected
	ADC_Channel_16: ADC Channel16 selected
	ADC_Channel_17: ADC Channel17 selected
	ADC_Channel_18: ADC Channel18 selected

Return values

None

4.1.2.3.3 ADC_AnalogWatchdogThresholdsConfig()

Configures the high and low thresholds of the analog watchdog.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.	
HighThreshold	the ADC analog watchdog High threshold value. This parameter must be a 12-bit value.
LowThreshold	the ADC analog watchdog Low threshold value. This parameter must be a 12-bit value.

Return values

```
None
```

4.1.2.3.4 ADC_AutoInjectedConvCmd()

Enables or disables the selected ADC automatic injected group conversion after regular one.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC auto injected conversion This parameter can be: ENABLE or DISABLE.

Return values

```
None
```

4.1.2.3.5 ADC_ClearFlag()

Clears the ADCx's pending flags.

Parameters

	Generated by Dox	oxyger
	ADC_FLAG_OVR: Overrun flag	
	ADC_FLAG_STRT: Start of regular group conversion flag	
	ADC_FLAG_JSTRT: Start of injected group conversion flag	
	ADC_FLAG_JEOC: End of injected group conversion flag	
	ADC_FLAG_EOC: End of conversion flag	
	ADC_FLAG_AWD: Analog watchdog flag	
ADC_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:	
ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.	

Return values

None

4.1.2.3.6 ADC_ClearITPendingBit()

```
void ADC_ClearITPendingBit (
          ADC_TypeDef * ADCx,
          uint16_t ADC_IT )
```

Clears the ADCx's interrupt pending bits.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.	
ADC←	specifies the ADC interrupt pending bit to clear. This parameter can be one of the following values:	
_IT	ADC_IT_EOC: End of conversion interrupt mask	
	ADC_IT_AWD: Analog watchdog interrupt mask	
	ADC_IT_JEOC: End of injected conversion interrupt mask	
	ADC_IT_OVR: Overrun interrupt mask	

Return values

None

4.1.2.3.7 ADC_Cmd()

Enables or disables the specified ADC peripheral.

Parameters

	ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.	
NewState new state of the ADCx peripheral. This parameter can be: ENABLE or D		new state of the ADCx peripheral. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.2.3.8 ADC_CommonInit()

Initializes the ADCs peripherals according to the specified parameters in the ADC_CommonInitStruct.

Parameters

ADC_CommonInitStruct	pointer to an ADC_CommonInitTypeDef structure that contains the configuration
	information for All ADCs peripherals.

Return values

None

4.1.2.3.9 ADC_CommonStructInit()

Fills each ADC_CommonInitStruct member with its default value.

Parameters

ADC_CommonInitStruct	pointer to an ADC_CommonInitTypeDef structure which will be initialized.
----------------------	--

Return values

None

4.1.2.3.10 ADC_ContinuousModeCmd()

Enables or disables the ADC continuous conversion mode.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.	
NewState	new state of the selected ADC continuous conversion mode This parameter can be: ENABLE or	
	DISABLE.	

Return values

None

4.1.2.3.11 ADC_Delnit()

```
void ADC_DeInit (
    void )
```

Deinitializes all ADCs peripherals registers to their default reset values.

Parameters

None

Return values

None

4.1.2.3.12 ADC_DiscModeChannelCountConfig()

Configures the discontinuous mode for the selected ADC regular group channel.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
Number	specifies the discontinuous mode regular channel count value. This number must be between 1 and 8.

Return values

None

4.1.2.3.13 ADC_DiscModeCmd()

Enables or disables the discontinuous mode on regular group channel for the specified ADC.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.	
NewState	new state of the selected ADC discontinuous mode on regular group channel. This parameter can	
	be: ENABLE or DISABLE.	

Return values

None

4.1.2.3.14 ADC_DMACmd()

Enables or disables the specified ADC DMA request.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState new state of the selected ADC DMA transfer. This parameter can be: ENABLE or	

Return values

None

4.1.2.3.15 ADC_DMARequestAfterLastTransferCmd()

```
void ADC_DMARequestAfterLastTransferCmd ( \label{eq:adc_def} \mbox{ADC\_TypeDef} \ * \ \mbox{ADCx,} \mbox{FunctionalState} \ \mbox{\it NewState} \ )
```

Enables or disables the ADC DMA request after last transfer (Single-ADC mode)

Parameters

	ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.		
NewState new state of the selected ADC DMA request after last transfer. This parameter can be: DISABLE.		new state of the selected ADC DMA request after last transfer. This parameter can be: ENABLE or DISABLE.		

Return values

None

4.1.2.3.16 ADC_EOCOnEachRegularChannelCmd()

```
void ADC_EOCOnEachRegularChannelCmd ( \label{eq:ADC_TypeDef} * ADCx, \\ FunctionalState NewState )
```

Enables or disables the EOC on each regular channel conversion.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.		where x can be 1, 2 or 3 to select the ADC peripheral.	
	NewState	new state of the selected ADC EOC flag rising This parameter can be: ENABLE or DISABLE.	1

Return values

None

4.1.2.3.17 ADC_ExternalTrigInjectedConvConfig()

Configures the ADCx external trigger for injected channels conversion.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.	
---	--

Parameters

ADC_ExternalTrigInjecConv

specifies the ADC trigger to start injected conversion. This parameter can be one of the following values:

- ADC_ExternalTrigInjecConv_T1_CC4: Timer1 capture compare4 selected
- ADC ExternalTrigInjecConv T1 TRGO: Timer1 TRGO event selected
- ADC_ExternalTrigInjecConv_T2_CC1: Timer2 capture compare1 selected
- ADC_ExternalTrigInjecConv_T2_TRGO: Timer2 TRGO event selected
- ADC_ExternalTrigInjecConv_T3_CC2: Timer3 capture compare2 selected
- ADC_ExternalTrigInjecConv_T3_CC4: Timer3 capture compare4 selected
- ADC_ExternalTrigInjecConv_T4_CC1: Timer4 capture compare1 selected
- ADC_ExternalTrigInjecConv_T4_CC2: Timer4 capture compare2 selected
- ADC_ExternalTrigInjecConv_T4_CC3: Timer4 capture compare3 selected
- ADC_ExternalTrigInjecConv_T4_TRGO: Timer4 TRGO event selected
- ADC_ExternalTrigInjecConv_T5_CC4: Timer5 capture compare4 selected
- ADC_ExternalTrigInjecConv_T5_TRGO: Timer5 TRGO event selected
- ADC_ExternalTrigInjecConv_T8_CC2: Timer8 capture compare2 selected
- ADC_ExternalTrigInjecConv_T8_CC3: Timer8 capture compare3 selected
- ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected
- ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected

Return	val	ues

None

4.1.2.3.18 ADC_ExternalTrigInjectedConvEdgeConfig()

Configures the ADCx external trigger edge for injected channels conversion.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_ExternalTrigInjecConvEdge	specifies the ADC external trigger edge to start injected conversion. This parameter can be one of the following values:
	 ADC_ExternalTrigInjecConvEdge_None: external trigger disabled for injected conversion
	ADC_ExternalTrigInjecConvEdge_Rising: detection on rising edge
	ADC_ExternalTrigInjecConvEdge_Falling: detection on falling edge
	 ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising and falling edge

Return values

None

4.1.2.3.19 ADC_GetConversionValue()

```
uint16_t ADC_GetConversionValue ( \label{eq:adc_TypeDef} \texttt{*ADCx} \ )
```

Returns the last ADCx conversion result data for regular channel.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

The Data conversion value.

4.1.2.3.20 ADC_GetFlagStatus()

```
FlagStatus ADC_GetFlagStatus ( \label{eq:ADC_TypeDef} * ADCx, \\ \mbox{uint8\_t } ADC\_FLAG \ )
```

Checks whether the specified ADC flag is set or not.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_FLAG	specifies the flag to check. This parameter can be one of the following values:
	ADC_FLAG_AWD: Analog watchdog flag
	ADC_FLAG_EOC: End of conversion flag
	 ADC_FLAG_JEOC: End of injected group conversion flag
	ADC_FLAG_JSTRT: Start of injected group conversion flag
	 ADC_FLAG_STRT: Start of regular group conversion flag
	ADC_FLAG_OVR: Overrun flag

Return values

The new state of ADC_FLAG (SET or RESET).

4.1.2.3.21 ADC_GetInjectedConversionValue()

Returns the ADC injected channel conversion result.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_InjectedChannel	the converted ADC injected channel. This parameter can be one of the following values:
	ADC_InjectedChannel_1: Injected Channel1 selected
	ADC_InjectedChannel_2: Injected Channel2 selected
	ADC_InjectedChannel_3: Injected Channel3 selected
	ADC_InjectedChannel_4: Injected Channel4 selected

Return values

The Data conversion value.

4.1.2.3.22 ADC_GetITStatus()

Checks whether the specified ADC interrupt has occurred or not.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC←	specifies the ADC interrupt source to check. This parameter can be one of the following values:
_IT	ADC_IT_EOC: End of conversion interrupt mask
	ADC_IT_AWD: Analog watchdog interrupt mask
	ADC_IT_JEOC: End of injected conversion interrupt mask
	ADC_IT_OVR: Overrun interrupt mask

Return values

	The	new state of ADC_IT (SET or RESET).
--	-----	-------------------------------------

4.1.2.3.23 ADC_GetMultiModeConversionValue()

Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode.

Parameters

None

Return values

The	Data conversion value.
-----	------------------------

Note

In dual mode, the value returned by this function is as following Data[15:0]: these bits contain the regular data of ADC1. Data[31:16]: these bits contain the regular data of ADC2.

In triple mode, the value returned by this function is as following Data[15:0]: these bits contain alternatively the regular data of ADC1, ADC3 and ADC2. Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.

4.1.2.3.24 ADC_GetSoftwareStartConvStatus()

```
FlagStatus ADC_GetSoftwareStartConvStatus ( \label{eq:ADC_TypeDef} \texttt{ADC}x \ )
```

Gets the selected ADC Software start regular conversion Status.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

The new state of ADC software start conversion (SET or RESET).

$4.1.2.3.25 \quad ADC_GetSoftwareStartInjectedConvCmdStatus()$

```
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus ( \label{eq:adc_def} \texttt{ADC}_{\texttt{T}}\texttt{ypeDef} \ * \ \texttt{ADC}x \ )
```

Gets the selected ADC Software start injected conversion Status.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

The new state of ADC software start injected conversion (SET or RESET).

4.1.2.3.26 ADC_Init()

Initializes the ADCx peripheral according to the specified parameters in the ADC_InitStruct.

Note

This function is used to configure the global features of the ADC (Resolution and Data Alignment), however, the rest of the configuration parameters are specific to the regular channels group (scan mode activation, continuous mode activation, External trigger source and edge, number of conversion in the regular channels group sequencer).

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_InitStruct	pointer to an ADC_InitTypeDef structure that contains the configuration information for the
	specified ADC peripheral.

Return values

Return values

None

4.1.2.3.27 ADC_InjectedChannelConfig()

Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_Channel	the ADC channel to configure. This parameter can be one of the following values:
	ADC_Channel_0: ADC Channel0 selected
	ADC_Channel_1: ADC Channel1 selected
	ADC_Channel_2: ADC Channel2 selected
	ADC_Channel_3: ADC Channel3 selected
	ADC_Channel_4: ADC Channel4 selected
	ADC_Channel_5: ADC Channel5 selected
	ADC_Channel_6: ADC Channel6 selected
	ADC_Channel_7: ADC Channel7 selected
	ADC_Channel_8: ADC Channel8 selected
	ADC_Channel_9: ADC Channel9 selected
	ADC_Channel_10: ADC Channel10 selected
	ADC_Channel_11: ADC Channel11 selected
	ADC_Channel_12: ADC Channel12 selected
	ADC_Channel_13: ADC Channel13 selected
	ADC_Channel_14: ADC Channel14 selected
	ADC_Channel_15: ADC Channel15 selected
	ADC_Channel_16: ADC Channel16 selected
	ADC_Channel_17: ADC Channel17 selected
	ADC_Channel_18: ADC Channel18 selected
Rank	The rank in the injected group sequencer. This parameter must be between 1 to 4.

Parameters

The sample time value to be set for the selected channel. This parameter can be one of the following values: • ADC_SampleTime_3Cycles: Sample time equal to 3 cycles • ADC_SampleTime_15Cycles: Sample time equal to 15 cycles • ADC_SampleTime_28Cycles: Sample time equal to 28 cycles • ADC_SampleTime_56Cycles: Sample time equal to 56 cycles • ADC_SampleTime_84Cycles: Sample time equal to 84 cycles • ADC_SampleTime_112Cycles: Sample time equal to 112 cycles • ADC_SampleTime_144Cycles: Sample time equal to 144 cycles • ADC_SampleTime_144Cycles: Sample time equal to 480 cycles

Return values

None

4.1.2.3.28 ADC_InjectedDiscModeCmd()

Enables or disables the discontinuous mode for injected group channel for the specified ADC.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC discontinuous mode on injected group channel. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.2.3.29 ADC_InjectedSequencerLengthConfig()

Configures the sequencer length for injected channels.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
Length	The sequencer length. This parameter must be a number between 1 to 4.

Return values

None

4.1.2.3.30 ADC_ITConfig()

```
void ADC_ITConfig (
          ADC_TypeDef * ADCx,
          uint16_t ADC_IT,
          FunctionalState NewState )
```

Enables or disables the specified ADC interrupts.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_IT	specifies the ADC interrupt sources to be enabled or disabled. This parameter can be one of the following values:
	ADC_IT_EOC: End of conversion interrupt mask
	ADC_IT_AWD: Analog watchdog interrupt mask
	ADC_IT_JEOC: End of injected conversion interrupt mask
	ADC_IT_OVR: Overrun interrupt enable
NewState	new state of the specified ADC interrupts. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.2.3.31 ADC_MultiModeDMARequestAfterLastTransferCmd()

```
\label{local_model} \mbox{void ADC\_MultiModeDMARequestAfterLastTransferCmd (} \\ \mbox{FunctionalState } \mbox{\it NewState} \mbox{\ )}
```

Enables or disables the ADC DMA request after last transfer in multi ADC mode

NewState	new state of the selected ADC DMA request after last transfer. This parameter can be: ENABLE or
	DISABLE.

Note

if Enabled, DMA requests are issued as long as data are converted and DMA mode for multi ADC mode (selected using ADC_CommonInit() function by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.

Return values

None

4.1.2.3.32 ADC_RegularChannelConfig()

```
void ADC_RegularChannelConfig (
          ADC_TypeDef * ADCx,
          uint8_t ADC_Channel,
          uint8_t Rank,
          uint8_t ADC_SampleTime )
```

Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_Channel	the ADC channel to configure. This parameter can be one of the following values:
	ADC_Channel_0: ADC Channel0 selected
	ADC_Channel_1: ADC Channel1 selected
	ADC_Channel_2: ADC Channel2 selected
	ADC_Channel_3: ADC Channel3 selected
	ADC_Channel_4: ADC Channel4 selected
	ADC_Channel_5: ADC Channel5 selected
	ADC_Channel_6: ADC Channel6 selected
	ADC_Channel_7: ADC Channel7 selected
	ADC_Channel_8: ADC Channel8 selected
	ADC_Channel_9: ADC Channel9 selected
	ADC_Channel_10: ADC Channel10 selected
	ADC_Channel_11: ADC Channel11 selected
	ADC_Channel_12: ADC Channel12 selected
	ADC_Channel_13: ADC Channel13 selected
	ADC_Channel_14: ADC Channel14 selected
	ADC_Channel_15: ADC Channel15 selected
	ADC_Channel_16: ADC Channel16 selected
	ADC_Channel_17: ADC Channel17 selected
	ADC_Channel_18: ADC Channel18 selected
	Generated by Doxy

Parameters

Rank	The rank in the regular group sequencer. This parameter must be between 1 to 16.
ADC_SampleTime	The sample time value to be set for the selected channel. This parameter can be one of the following values:
	ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
	ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
	ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
	ADC_SampleTime_56Cycles: Sample time equal to 56 cycles
	ADC_SampleTime_84Cycles: Sample time equal to 84 cycles
	ADC_SampleTime_112Cycles: Sample time equal to 112 cycles
	ADC_SampleTime_144Cycles: Sample time equal to 144 cycles
	ADC_SampleTime_480Cycles: Sample time equal to 480 cycles

Return values

None

4.1.2.3.33 ADC_SetInjectedOffset()

Set the injected channels conversion value offset.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_InjectedChannel	the ADC injected channel to set its offset. This parameter can be one of the following values:
	ADC_InjectedChannel_1: Injected Channel1 selected
	ADC_InjectedChannel_2: Injected Channel2 selected
	ADC_InjectedChannel_3: Injected Channel3 selected
	ADC_InjectedChannel_4: Injected Channel4 selected
Offset	the offset value for the selected ADC injected channel This parameter must be a 12bit value.

Return values

None

4.1.2.3.34 ADC_SoftwareStartConv()

```
void ADC_SoftwareStartConv ( \label{eq:ADC_TypeDef} \ *\ \textit{ADCx}\ )
```

Enables the selected ADC software start conversion of the regular channels.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

None

4.1.2.3.35 ADC_SoftwareStartInjectedConv()

```
void ADC_SoftwareStartInjectedConv ( \label{eq:ADC_TypeDef} \begin{tabular}{ll} ADC_TypeDef * ADCx \end{tabular} \begin{tabular}{ll} ADC_x \end{tabular}
```

Enables the selected ADC software start conversion of the injected channels.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

None

4.1.2.3.36 ADC_StructInit()

Fills each ADC_InitStruct member with its default value.

Note

This function is used to initialize the global features of the ADC (Resolution and Data Alignment), however, the rest of the configuration parameters are specific to the regular channels group (scan mode activation, continuous mode activation, External trigger source and edge, number of conversion in the regular channels group sequencer).

Parameters

ADC_InitStruct | pointer to an ADC_InitTypeDef structure which will be initialized.

Return values

None

4.1.2.3.37 ADC_TempSensorVrefintCmd()

Enables or disables the temperature sensor and Vrefint channels.

Parameters

NewState	new state of the temperature sensor and Vrefint channels. This parameter can be: ENABLE or
	DISABLE.

Return values

None

4.1.2.3.38 ADC_VBATCmd()

Enables or disables the VBAT (Voltage Battery) channel.

Parameters

NewState new state of the VBAT channel. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.2.4 ADC_Private_Functions

Modules

Initialization and Configuration functions

Initialization and Configuration functions.

· Analog Watchdog configuration functions

Analog Watchdog configuration functions.

• Temperature Sensor, Vrefint (Voltage Reference internal)

Temperature Sensor, Vrefint and VBAT management functions.

· Regular Channels Configuration functions

Regular Channels Configuration functions.

Regular Channels DMA Configuration functions

Regular Channels DMA Configuration functions.

· Injected channels Configuration functions

Injected channels Configuration functions.

· Interrupts and flags management functions

Interrupts and flags management functions.

4.1.2.4.1 Detailed Description

4.1.2.4.2 Initialization and Configuration functions

Initialization and Configuration functions.

Functions

void ADC DeInit (void)

Deinitializes all ADCs peripherals registers to their default reset values.

void ADC Init (ADC TypeDef *ADCx, ADC InitTypeDef *ADC InitStruct)

Initializes the ADCx peripheral according to the specified parameters in the ADC_InitStruct.

void ADC_StructInit (ADC_InitTypeDef *ADC_InitStruct)

Fills each ADC InitStruct member with its default value.

void ADC_CommonInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Initializes the ADCs peripherals according to the specified parameters in the ADC CommonlnitStruct.

void ADC_CommonStructInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Fills each ADC_CommonlnitStruct member with its default value.

void ADC_Cmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC peripheral.

4.1.2.4.2.1 Detailed Description

Initialization and Configuration functions.

Initialization and Configuration functions

This section provides functions allowing to:

- Initialize and configure the ADC Prescaler
- ADC Conversion Resolution (12bit..6bit)
- Scan Conversion Mode (multichannels or one channel) for regular group
- ADC Continuous Conversion Mode (Continuous or Single conversion) for regular group
- External trigger Edge and source of regular group,
- Converted data alignment (left or right)
- The number of ADC conversions that will be done using the sequencer for regular channel group
- Multi ADC mode selection
- Direct memory access mode selection for multi ADC mode
- Delay between 2 sampling phases (used in dual or triple interleaved modes)
- Enable or disable the ADC peripheral

4.1.2.4.2.2 Function Documentation

ADC_Cmd()

Enables or disables the specified ADC peripheral.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the ADCx peripheral. This parameter can be: ENABLE or DISABLE.

Return values

None

ADC_CommonInit()

Initializes the ADCs peripherals according to the specified parameters in the ADC_CommonInitStruct.

Parameters

ADC_CommonInitStruct	pointer to an ADC_CommonInitTypeDef structure that contains the configuration
	information for All ADCs peripherals.

Return values

None

ADC_CommonStructInit()

Fills each ADC_CommonInitStruct member with its default value.

Parameters

ADC_CommonlnitStruct | pointer to an ADC_CommonlnitTypeDef structure which will be initialized.

Return values

None

ADC_DeInit()

```
void ADC_DeInit (
    void )
```

Deinitializes all ADCs peripherals registers to their default reset values.

Parameters

None

Return values

None

ADC_Init()

Initializes the ADCx peripheral according to the specified parameters in the ADC_InitStruct.

Note

This function is used to configure the global features of the ADC (Resolution and Data Alignment), however, the rest of the configuration parameters are specific to the regular channels group (scan mode activation, continuous mode activation, External trigger source and edge, number of conversion in the regular channels group sequencer).

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_InitStruct	pointer to an ADC_InitTypeDef structure that contains the configuration information for the
	specified ADC peripheral.

Return values

None

ADC_StructInit()

Fills each ADC_InitStruct member with its default value.

Note

This function is used to initialize the global features of the ADC (Resolution and Data Alignment), however, the rest of the configuration parameters are specific to the regular channels group (scan mode activation, continuous mode activation, External trigger source and edge, number of conversion in the regular channels group sequencer).

Parameters

ADC_InitStruct pointer to an ADC_InitTypeDef structure which will be initialized.

Return values

None

4.1.2.4.3 Analog Watchdog configuration functions

Analog Watchdog configuration functions.

Functions

- void ADC_AnalogWatchdogCmd (ADC_TypeDef *ADCx, uint32_t ADC_AnalogWatchdog)
 Enables or disables the analog watchdog on single/all regular or injected channels.
- void ADC_AnalogWatchdogThresholdsConfig (ADC_TypeDef *ADCx, uint16_t HighThreshold, uint16_← t LowThreshold)

Configures the high and low thresholds of the analog watchdog.

void ADC_AnalogWatchdogSingleChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel)
 Configures the analog watchdog guarded single channel.

4.1.2.4.3.1 Detailed Description

Analog Watchdog configuration functions.

```
Analog Watchdog configuration functions

This section provides functions allowing to configure the Analog Watchdog (AWD) feature in the ADC.

A typical configuration Analog Watchdog is done following these steps:

1. the ADC guarded channel(s) is (are) selected using the ADC_AnalogWatchdogSingleChannelConfig() function.

2. The Analog watchdog lower and higher threshold are configured using the ADC_AnalogWatchdogThresholdsConfig() function.

3. The Analog watchdog is enabled and configured to enable the check, on one
```

or more channels, using the ADC_AnalogWatchdogCmd() function.

4.1.2.4.3.2 Function Documentation

ADC_AnalogWatchdogCmd()

Enables or disables the analog watchdog on single/all regular or injected channels.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_AnalogWatchdog	the ADC analog watchdog configuration. This parameter can be one of the following values:
	 ADC_AnalogWatchdog_SingleRegEnable: Analog watchdog on a single regular channel
	 ADC_AnalogWatchdog_SingleInjecEnable: Analog watchdog on a single injected channel
	 ADC_AnalogWatchdog_SingleRegOrInjecEnable: Analog watchdog on a single regular or injected channel
	ADC_AnalogWatchdog_AllRegEnable: Analog watchdog on all regular channel
	ADC_AnalogWatchdog_AllInjecEnable: Analog watchdog on all injected channel
	 ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
	ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog

Return values



ADC_AnalogWatchdogSingleChannelConfig()

Configures the analog watchdog guarded single channel.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
------	--

Parameters

ADC_Channel

the ADC channel to configure for the analog watchdog. This parameter can be one of the following values:

- · ADC Channel 0: ADC Channel0 selected
- ADC_Channel_1: ADC Channel1 selected
- ADC_Channel_2: ADC Channel2 selected
- · ADC_Channel_3: ADC Channel3 selected
- ADC_Channel_4: ADC Channel4 selected
- · ADC Channel 5: ADC Channel5 selected
- ADC_Channel_6: ADC Channel6 selected
- ADC_Channel_7: ADC Channel7 selected
- · ADC_Channel_8: ADC Channel8 selected
- ADC_Channel_9: ADC Channel9 selected
- ADC_Channel_10: ADC Channel10 selected
- ADC_Channel_11: ADC Channel11 selected
- ADC_Channel_12: ADC Channel12 selected
- ADC_Channel_13: ADC Channel13 selected
- ADC_Channel_14: ADC Channel14 selected
- ADC_Channel_15: ADC Channel15 selected
- ADC_Channel_16: ADC Channel16 selected
- ADC_Channel_17: ADC Channel17 selected
- ADC_Channel_18: ADC Channel18 selected

Return values

None

ADC_AnalogWatchdogThresholdsConfig()

Configures the high and low thresholds of the analog watchdog.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
HighThreshold	the ADC analog watchdog High threshold value. This parameter must be a 12-bit value.
LowThreshold	the ADC analog watchdog Low threshold value. This parameter must be a 12-bit value.

Return values

None

4.1.2.4.4 Temperature Sensor, Vrefint (Voltage Reference internal)

Temperature Sensor, Vrefint and VBAT management functions.

Functions

- void ADC_TempSensorVrefintCmd (FunctionalState NewState)
 Enables or disables the temperature sensor and Vrefint channels.
- void ADC_VBATCmd (FunctionalState NewState)

Enables or disables the VBAT (Voltage Battery) channel.

4.1.2.4.4.1 Detailed Description

Temperature Sensor, Vrefint and VBAT management functions.

and VBAT (Voltage BATtery) management functions

Temperature Sensor, Vrefint and VBAT management functions

This section provides functions allowing to enable/ disable the internal connections between the ADC and the Temperature Sensor, the Vrefint and the \mbox{Vbat} sources.

A typical configuration to get the Temperature sensor and Vrefint channels voltages is done following these steps :

- 1. Enable the internal connection of Temperature sensor and Vrefint sources with the ADC channels using ADC_TempSensorVrefintCmd() function.
- Select the ADC_Channel_TempSensor and/or ADC_Channel_Vrefint using ADC_RegularChannelConfig() or ADC_InjectedChannelConfig() functions
- Get the voltage values, using ADC_GetConversionValue() or ADC_GetInjectedConversionValue().

A typical configuration to get the VBAT channel voltage is done following these steps :

- 1. Enable the internal connection of VBAT source with the ADC channel using ${\tt ADC_VBATCmd}\,()$ function.
- Select the ADC_Channel_Vbat using ADC_RegularChannelConfig() or ADC_InjectedChannelConfig() functions
- Get the voltage value, using ADC_GetConversionValue() or ADC_GetInjectedConversionValue().

4.1.2.4.4.2 Function Documentation

ADC_TempSensorVrefintCmd()

Enables or disables the temperature sensor and Vrefint channels.

Parameters

NewState	new state of the temperature sensor and Vrefint channels. This parameter can be: ENABLE or	1
	DISABLE.	

Return values

None

ADC_VBATCmd()

Enables or disables the VBAT (Voltage Battery) channel.

Parameters

NewState	new state of the VBAT channel. This parameter can be: ENABLE or DISABLE	

Return values

None

4.1.2.4.5 Regular Channels Configuration functions

Regular Channels Configuration functions.

Functions

void ADC_RegularChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_←
t ADC SampleTime)

Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.

void ADC_SoftwareStartConv (ADC_TypeDef *ADCx)

Enables the selected ADC software start conversion of the regular channels.

FlagStatus ADC_GetSoftwareStartConvStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start regular conversion Status.

void ADC_EOCOnEachRegularChannelCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the EOC on each regular channel conversion.

void ADC_ContinuousModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC continuous conversion mode.

void ADC_DiscModeChannelCountConfig (ADC_TypeDef *ADCx, uint8_t Number)

Configures the discontinuous mode for the selected ADC regular group channel.

void ADC_DiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode on regular group channel for the specified ADC.

uint16_t ADC_GetConversionValue (ADC_TypeDef *ADCx)

Returns the last ADCx conversion result data for regular channel.

uint32_t ADC_GetMultiModeConversionValue (void)

Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode.

4.1.2.4.5.1 Detailed Description

Regular Channels Configuration functions.

Regular Channels Configuration functions

This section provides functions allowing to manage the ADC's regular channels, it is composed of 2 sub sections :

- 1. Configuration and management functions for regular channels: This subsection provides functions allowing to configure the ADC regular channels:
 - Configure the rank in the regular group sequencer for each channel
 - Configure the sampling time for each channel
 - select the conversion Trigger for regular channels
 - select the desired EOC event behavior configuration
 - Activate the continuous Mode (*)
 - Activate the Discontinuous Mode

Please Note that the following features for regular channels are configurated using the $ADC_Init()$ function:

- scan mode activation
- continuous mode activation $(\star\star)$
- External trigger source
- External trigger edge
- number of conversion in the regular channels group sequencer.

@note (*) and (**) are performing the same configuration

 Get the conversion data: This subsection provides an important function in the ADC peripheral since it returns the converted data of the current regular channel. When the Conversion value is read, the EOC Flag is automatically cleared.

@note For multi ADC mode, the last ADC1, ADC2 and ADC3 regular conversions results data (in the selected multi mode) can be returned in the same time using ADC_GetMultiModeConversionValue() function.

4.1.2.4.5.2 Function Documentation

ADC ContinuousModeCmd()

Enables or disables the ADC continuous conversion mode.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC continuous conversion mode This parameter can be: ENABLE or DISABLE.

Return values

None

ADC_DiscModeChannelCountConfig()

Configures the discontinuous mode for the selected ADC regular group channel.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
Number	specifies the discontinuous mode regular channel count value. This number must be between 1 and 8.

Return values

None

ADC_DiscModeCmd()

Enables or disables the discontinuous mode on regular group channel for the specified ADC.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC discontinuous mode on regular group channel. This parameter can be: ENABLE or DISABLE.

Return values

None

ADC_EOCOnEachRegularChannelCmd()

```
void ADC_EOCOnEachRegularChannelCmd ( \label{eq:ADC_TypeDef} * ADCx, \\ FunctionalState NewState )
```

Enables or disables the EOC on each regular channel conversion.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC EOC flag rising This parameter can be: ENABLE or DISABLE.

Return values

ADC_GetConversionValue()

```
uint16_t ADC_GetConversionValue ( \label{eq:adc_TypeDef} \texttt{* ADCx} \ )
```

Returns the last ADCx conversion result data for regular channel.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

The Data conversion value.

ADC_GetMultiModeConversionValue()

Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode.

Parameters

None

Return values

The Data conversion value.

Note

In dual mode, the value returned by this function is as following Data[15:0]: these bits contain the regular data of ADC1. Data[31:16]: these bits contain the regular data of ADC2.

In triple mode, the value returned by this function is as following Data[15:0]: these bits contain alternatively the regular data of ADC1, ADC3 and ADC2. Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.

ADC_GetSoftwareStartConvStatus()

```
FlagStatus ADC_GetSoftwareStartConvStatus ( \label{eq:ADC_TypeDef} * ADCx \ )
```

Gets the selected ADC Software start regular conversion Status.

Parameters

```
ADCx where x can be 1, 2 or 3 to select the ADC peripheral.
```

Return values

```
The new state of ADC software start conversion (SET or RESET).
```

ADC_RegularChannelConfig()

Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
------	--

ADC_Channel	the ADC channel to configure. This parameter can be one of the following values:
	ADC_Channel_0: ADC Channel0 selected
	ADC_Channel_1: ADC Channel1 selected
	ADC_Channel_2: ADC Channel2 selected
	ADC_Channel_3: ADC Channel3 selected
	ADC_Channel_4: ADC Channel4 selected
	ADC_Channel_5: ADC Channel5 selected
	ADC_Channel_6: ADC Channel6 selected
	ADC_Channel_7: ADC Channel7 selected
	ADC_Channel_8: ADC Channel8 selected
	ADC_Channel_9: ADC Channel9 selected
	ADC_Channel_10: ADC Channel10 selected
	ADC_Channel_11: ADC Channel11 selected
	ADC_Channel_12: ADC Channel12 selected
	ADC_Channel_13: ADC Channel13 selected
	ADC_Channel_14: ADC Channel14 selected
	ADC_Channel_15: ADC Channel15 selected
	ADC_Channel_16: ADC Channel16 selected
	ADC_Channel_17: ADC Channel17 selected
	ADC_Channel_18: ADC Channel18 selected
Rank ADC_SampleTime	The rank in the regular group sequencer. This parameter must be between 1 to 16. The sample time value to be set for the selected channel. This parameter can be one of
ADO_GampleTime	the following values:
	 ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
	 ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
	 ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
	 ADC_SampleTime_56Cycles: Sample time equal to 56 cycles
	ADC_SampleTime_84Cycles: Sample time equal to 84 cycles
	ADC_SampleTime_112Cycles: Sample time equal to 112 cycles
	ADC_SampleTime_144Cycles: Sample time equal to 144 cycles
	ADC_SampleTime_480Cycles: Sample time equal to 480 cycles

Return values

ADC SoftwareStartConv()

```
void ADC_SoftwareStartConv ( \label{eq:ADC_TypeDef} \ *\ \textit{ADCx}\ )
```

Enables the selected ADC software start conversion of the regular channels.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

None

4.1.2.4.6 Regular Channels DMA Configuration functions

Regular Channels DMA Configuration functions.

Functions

- void ADC_DMACmd (ADC_TypeDef *ADCx, FunctionalState NewState)
 - Enables or disables the specified ADC DMA request.
- void ADC_DMARequestAfterLastTransferCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

 Enables or disables the ADC DMA request after last transfer (Single-ADC mode)
- void ADC_MultiModeDMARequestAfterLastTransferCmd (FunctionalState NewState)
 Enables or disables the ADC DMA request after last transfer in multi ADC mode

4.1.2.4.6.1 Detailed Description

Regular Channels DMA Configuration functions.

Regular Channels DMA Configuration functions

This section provides functions allowing to configure the DMA for ADC regular channels.

Since converted regular channel values are stored into a unique data register, it is useful to use DMA for conversion of more than one regular channel. This avoids the loss of the data already stored in the ADC Data register.

When the DMA mode is enabled (using the ADC_DMACmd() function), after each

```
conversion of a regular channel, a DMA request is generated.

Depending on the "DMA disable selection for Independent ADC mode" configuration (using the ADC_DMARequestAfterLastTransferCmd() function), at the end of the last DMA transfer, two possibilities are allowed:

- No new DMA request is issued to the DMA controller (feature DISABLED)

- Requests can continue to be generated (feature ENABLED).

Depending on the "DMA disable selection for multi ADC mode" configuration (using the void ADC_MultiModeDMARequestAfterLastTransferCmd() function), at the end of the last DMA transfer, two possibilities are allowed:

- No new DMA request is issued to the DMA controller (feature DISABLED)

- Requests can continue to be generated (feature ENABLED).
```

4.1.2.4.6.2 Function Documentation

ADC_DMACmd()

Enables or disables the specified ADC DMA request.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC DMA transfer. This parameter can be: ENABLE or DISABLE.

Return values

None

ADC_DMARequestAfterLastTransferCmd()

Enables or disables the ADC DMA request after last transfer (Single-ADC mode)

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC DMA request after last transfer. This parameter can be: ENABLE or DISABLE.

Return values

None

ADC_MultiModeDMARequestAfterLastTransferCmd()

```
void ADC_MultiModeDMARequestAfterLastTransferCmd ( FunctionalState\ \textit{NewState}\ )
```

Enables or disables the ADC DMA request after last transfer in multi ADC mode

Parameters

NewState	new state of the selected ADC DMA request after last transfer. This parameter can be: ENABLE or]
	DISABLE.	

Note

if Enabled, DMA requests are issued as long as data are converted and DMA mode for multi ADC mode (selected using ADC_CommonInit() function by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is ADC_DMAAccessMode 1, ADC_DMAAccessMode 2 or ADC_DMAAccessMode 3.

Return values

None

4.1.2.4.7 Injected channels Configuration functions

Injected channels Configuration functions.

Functions

 void ADC_InjectedChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_← t ADC_SampleTime)

Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time.

- void ADC_InjectedSequencerLengthConfig (ADC_TypeDef *ADCx, uint8_t Length)
 - Configures the sequencer length for injected channels.
- void ADC_SetInjectedOffset (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)

 Set the injected channels conversion value offset.
- void ADC_ExternalTrigInjectedConvConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjecConv)
 Configures the ADCx external trigger for injected channels conversion.
- void ADC_ExternalTrigInjectedConvEdgeConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjec
 — ConvEdge)

Configures the ADCx external trigger edge for injected channels conversion.

void ADC SoftwareStartInjectedConv (ADC TypeDef *ADCx)

Enables the selected ADC software start conversion of the injected channels.

- FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus (ADC_TypeDef *ADCx)
 - Gets the selected ADC Software start injected conversion Status.
- void ADC_AutoInjectedConvCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the selected ADC automatic injected group conversion after regular one.

- void ADC_InjectedDiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)
 - Enables or disables the discontinuous mode for injected group channel for the specified ADC.
- uint16_t ADC_GetInjectedConversionValue (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel)

Returns the ADC injected channel conversion result.

4.1.2.4.7.1 Detailed Description

Injected channels Configuration functions.

```
Injected channels Configuration functions
______
This section provide functions allowing to configure the ADC Injected channels,
it is composed of 2 sub sections :
1. Configuration functions for Injected channels: This subsection provides
   functions allowing to configure the ADC injected channels :
  - Configure the rank in the injected group sequencer for each channel
  - Configure the sampling time for each channel
  - Activate the Auto injected Mode
  - Activate the Discontinuous Mode
  - scan mode activation
  - External/software trigger source
  - External trigger edge
  - injected channels sequencer.
 2. Get the Specified Injected channel conversion data: This subsection
    provides an important function in the ADC peripheral since it returns the
```

4.1.2.4.7.2 Function Documentation

ADC_AutoInjectedConvCmd()

Enables or disables the selected ADC automatic injected group conversion after regular one.

converted data of the specific injected channel.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC auto injected conversion This parameter can be: ENABLE or
	DISABLE.

Return values

```
None
```

ADC_ExternalTrigInjectedConvConfig()

Configures the ADCx external trigger for injected channels conversion.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_ExternalTrigInjecConv	specifies the ADC trigger to start injected conversion. This parameter can be one of the following values:
	 ADC_ExternalTrigInjecConv_T1_CC4: Timer1 capture compare4 selected
	 ADC_ExternalTrigInjecConv_T1_TRGO: Timer1 TRGO event selected
	 ADC_ExternalTrigInjecConv_T2_CC1: Timer2 capture compare1 selected
	 ADC_ExternalTrigInjecConv_T2_TRGO: Timer2 TRGO event selected
	 ADC_ExternalTrigInjecConv_T3_CC2: Timer3 capture compare2 selected
	 ADC_ExternalTrigInjecConv_T3_CC4: Timer3 capture compare4 selected
	 ADC_ExternalTrigInjecConv_T4_CC1: Timer4 capture compare1 selected
	 ADC_ExternalTrigInjecConv_T4_CC2: Timer4 capture compare2 selected
	 ADC_ExternalTrigInjecConv_T4_CC3: Timer4 capture compare3 selected
	ADC_ExternalTrigInjecConv_T4_TRGO: Timer4 TRGO event selected
	 ADC_ExternalTrigInjecConv_T5_CC4: Timer5 capture compare4 selected
	ADC_ExternalTrigInjecConv_T5_TRGO: Timer5 TRGO event selected
	 ADC_ExternalTrigInjecConv_T8_CC2: Timer8 capture compare2 selected
	 ADC_ExternalTrigInjecConv_T8_CC3: Timer8 capture compare3 selected
	 ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected
	 ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected

Return values

None

ADC_ExternalTrigInjectedConvEdgeConfig()

Configures the ADCx external trigger edge for injected channels conversion.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_ExternalTrigInjecConvEdge	specifies the ADC external trigger edge to start injected conversion. This parameter can be one of the following values:
	 ADC_ExternalTrigInjecConvEdge_None: external trigger disabled for injected conversion
	 ADC_ExternalTrigInjecConvEdge_Rising: detection on rising edge
	 ADC_ExternalTrigInjecConvEdge_Falling: detection on falling edge
	 ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising and falling edge

Return values

None

ADC_GetInjectedConversionValue()

Returns the ADC injected channel conversion result.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_InjectedChannel	the converted ADC injected channel. This parameter can be one of the following values:
	ADC_InjectedChannel_1: Injected Channel1 selected
	ADC_InjectedChannel_2: Injected Channel2 selected
	ADC_InjectedChannel_3: Injected Channel3 selected
	ADC_InjectedChannel_4: Injected Channel4 selected

Return values

ADC_GetSoftwareStartInjectedConvCmdStatus()

```
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus ( {\tt ADC\_TypeDef} \ * \ {\tt ADCx} \ )
```

Gets the selected ADC Software start injected conversion Status.

Parameters

```
ADCx where x can be 1, 2 or 3 to select the ADC peripheral.
```

Return values

The new state of ADC software start injected conversion (SET or RESET).

ADC_InjectedChannelConfig()

Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.

ADC_Channel	the ADC channel to configure. This parameter can be one of the following values:
	ADC_Channel_0: ADC Channel0 selected
	ADC_Channel_1: ADC Channel1 selected
	ADC_Channel_2: ADC Channel2 selected
	ADC_Channel_3: ADC Channel3 selected
	ADC_Channel_4: ADC Channel4 selected
	ADC_Channel_5: ADC Channel5 selected
	ADC_Channel_6: ADC Channel6 selected
	ADC_Channel_7: ADC Channel7 selected
	ADC_Channel_8: ADC Channel8 selected
	ADC_Channel_9: ADC Channel9 selected
	ADC_Channel_10: ADC Channel10 selected
	ADC_Channel_11: ADC Channel11 selected
	ADC_Channel_12: ADC Channel12 selected
	ADC_Channel_13: ADC Channel13 selected
	ADC_Channel_14: ADC Channel14 selected
	ADC_Channel_15: ADC Channel15 selected
	ADC_Channel_16: ADC Channel16 selected
	ADC_Channel_17: ADC Channel17 selected
	ADC_Channel_18: ADC Channel18 selected
Rank ADC_SampleTime	The rank in the injected group sequencer. This parameter must be between 1 to 4. The sample time value to be set for the selected channel. This parameter can be one of
7120_campicTime	the following values:
	ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
	ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
	ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
	ADC_SampleTime_56Cycles: Sample time equal to 56 cycles
	ADC_SampleTime_84Cycles: Sample time equal to 84 cycles
	ADC_SampleTime_112Cycles: Sample time equal to 112 cycles
	ADC_SampleTime_144Cycles: Sample time equal to 144 cycles
	ADC_SampleTime_480Cycles: Sample time equal to 480 cycles

Return values

ADC_InjectedDiscModeCmd()

Enables or disables the discontinuous mode for injected group channel for the specified ADC.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
NewState	new state of the selected ADC discontinuous mode on injected group channel. This parameter can be: ENABLE or DISABLE.

Return values

```
None
```

ADC_InjectedSequencerLengthConfig()

Configures the sequencer length for injected channels.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
Length	The sequencer length. This parameter must be a number between 1 to 4.

Return values

None

ADC_SetInjectedOffset()

```
void ADC_SetInjectedOffset (
          ADC_TypeDef * ADCx,
          uint8_t ADC_InjectedChannel,
          uint16_t Offset )
```

Set the injected channels conversion value offset.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_InjectedChannel	the ADC injected channel to set its offset. This parameter can be one of the following values:
	ADC_InjectedChannel_1: Injected Channel1 selected
	ADC_InjectedChannel_2: Injected Channel2 selected
	ADC_InjectedChannel_3: Injected Channel3 selected
	ADC_InjectedChannel_4: Injected Channel4 selected
Offset	the offset value for the selected ADC injected channel This parameter must be a 12bit value.

Return values

None

ADC_SoftwareStartInjectedConv()

Enables the selected ADC software start conversion of the injected channels.

Parameters

ADCx where x can be 1, 2 or 3 to select the ADC peripheral.

Return values

None

4.1.2.4.8 Interrupts and flags management functions

Interrupts and flags management functions.

Functions

- void ADC_ITConfig (ADC_TypeDef *ADCx, uint16_t ADC_IT, FunctionalState NewState)
 Enables or disables the specified ADC interrupts.
- FlagStatus ADC_GetFlagStatus (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Checks whether the specified ADC flag is set or not.

• void ADC_ClearFlag (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Clears the ADCx's pending flags.

• ITStatus ADC_GetITStatus (ADC_TypeDef *ADCx, uint16_t ADC_IT)

Checks whether the specified ADC interrupt has occurred or not.

void ADC_ClearITPendingBit (ADC_TypeDef *ADCx, uint16_t ADC_IT)

Clears the ADCx's interrupt pending bits.

4.1.2.4.8.1 Detailed Description

Interrupts and flags management functions.

```
Interrupts and flags management functions
______
This section provides functions allowing to configure the ADC Interrupts and
to get the status and clear flags and Interrupts pending bits.
Each ADC provides 4 Interrupts sources and 6 Flags which can be divided into
I. Flags and Interrupts for ADC regular channels
 _____
Flags :
   1. ADC_FLAG_OVR : Overrun detection when regular converted data are lost
   2. ADC_FLAG_EOC : Regular channel end of conversion ==> to indicate (depending
           on EOCS bit, managed by ADC_EOCOnEachRegularChannelCmd() ) the end of:
            ==> a regular CHANNEL conversion
            ==> sequence of regular GROUP conversions .
   3. ADC_FLAG_STRT: Regular channel start ==> to indicate when regular CHANNEL
           conversion starts.
Interrupts :
   1. ADC_IT_OVR : specifies the interrupt source for Overrun detection event.
   2. ADC_IT_EOC : specifies the interrupt source for Regular channel end of
                  conversion event.
II. Flags and Interrupts for ADC Injected channels
 ______
Flags :
 _____
  1. ADC_FLAG_JEOC : Injected channel end of conversion ==> to indicate at
            the end of injected GROUP conversion
   2. ADC_FLAG_JSTRT: Injected channel start ==> to indicate hardware when
            injected GROUP conversion starts.
Interrupts :
   1. ADC_IT_JEOC : specifies the interrupt source for Injected channel end of
                   conversion event.
III. General Flags and Interrupts for the ADC
   1. ADC_FLAG_AWD: Analog watchdog ==> to indicate if the converted voltage
           crosses the programmed thresholds values.
Interrupts :
   1. ADC_IT_AWD : specifies the interrupt source for Analog watchdog event.
The user should identify which mode will be used in his application to manage
the ADC controller events: Polling mode or Interrupt mode.
In the Polling Mode it is advised to use the following functions:
     - ADC_GetFlagStatus() : to check if flags events occur.
    - ADC_ClearFlag()
                        : to clear the flags events.
In the Interrupt Mode it is advised to use the following functions:
                           : to enable or disable the interrupt source.
   - ADC ITConfig()
```

```
- ADC_GetITStatus() : to check if Interrupt occurs.- ADC_ClearITPendingBit() : to clear the Interrupt pending Bit (corresponding Flag).
```

4.1.2.4.8.2 Function Documentation

ADC_ClearFlag()

Clears the ADCx's pending flags.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:
	ADC_FLAG_AWD: Analog watchdog flag
	ADC_FLAG_EOC: End of conversion flag
	ADC_FLAG_JEOC: End of injected group conversion flag
	ADC_FLAG_JSTRT: Start of injected group conversion flag
	 ADC_FLAG_STRT: Start of regular group conversion flag
	ADC_FLAG_OVR: Overrun flag

Return values

None

ADC_ClearITPendingBit()

Clears the ADCx's interrupt pending bits.

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
------	--

Parameters

ADC←	specifies the ADC interrupt pending bit to clear. This parameter can be one of the following values:
_IT	ADC_IT_EOC: End of conversion interrupt mask
	ADC_IT_AWD: Analog watchdog interrupt mask
	ADC_IT_JEOC: End of injected conversion interrupt mask
	ADC_IT_OVR: Overrun interrupt mask

Return values

None

ADC_GetFlagStatus()

Checks whether the specified ADC flag is set or not.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_FLAG	specifies the flag to check. This parameter can be one of the following values:
	ADC_FLAG_AWD: Analog watchdog flag
	ADC_FLAG_EOC: End of conversion flag
	 ADC_FLAG_JEOC: End of injected group conversion flag
	ADC_FLAG_JSTRT: Start of injected group conversion flag
	 ADC_FLAG_STRT: Start of regular group conversion flag
	ADC_FLAG_OVR: Overrun flag

Return values

The new state of ADC_FLAG (SET or RESET).

ADC_GetITStatus()

Checks whether the specified ADC interrupt has occurred or not.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC←	specifies the ADC interrupt source to check. This parameter can be one of the following values:
_IT	ADC_IT_EOC: End of conversion interrupt mask
	ADC_IT_AWD: Analog watchdog interrupt mask
	ADC_IT_JEOC: End of injected conversion interrupt mask
	ADC_IT_OVR: Overrun interrupt mask

Return values

7	The	new state of ADC_IT (SET or RESET).
---	-----	-------------------------------------

ADC_ITConfig()

Enables or disables the specified ADC interrupts.

Parameters

ADCx	where x can be 1, 2 or 3 to select the ADC peripheral.
ADC_IT	specifies the ADC interrupt sources to be enabled or disabled. This parameter can be one of the following values:
	ADC_IT_EOC: End of conversion interrupt mask
	ADC_IT_AWD: Analog watchdog interrupt mask
	ADC_IT_JEOC: End of injected conversion interrupt mask
	ADC_IT_OVR: Overrun interrupt enable
NewState	new state of the specified ADC interrupts. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.2.5 ADC_Exported_Constants

Modules

- ADC Common mode
- ADC_Prescaler
- · ADC Direct memory access mode for multi mode
- ADC_delay_between_2_sampling_phases
- ADC_resolution
- ADC_external_trigger_edge_for_regular_channels_conversion
- ADC_extrenal_trigger_sources_for_regular_channels_conversion
- · ADC data align
- ADC channels
- ADC_sampling_times
- ADC_external_trigger_edge_for_injected_channels_conversion
- ADC_extrenal_trigger_sources_for_injected_channels_conversion
- ADC_injected_channel_selection
- · ADC analog watchdog selection
- ADC_interrupts_definition
- ADC_flags_definition
- ADC_thresholds
- ADC_injected_offset
- · ADC injected length
- · ADC_injected_rank
- ADC_regular_length
- ADC_regular_rank
- · ADC_regular_discontinuous_mode_number

Macros

• #define IS_ADC_ALL_PERIPH(PERIPH)

4.1.2.5.1 Detailed Description

4.1.2.5.2 Macro Definition Documentation

4.1.2.5.2.1 IS_ADC_ALL_PERIPH

```
(((PERIPH) == ADC1) || \
((PERIPH) == ADC2) || \
((PERIPH) == ADC3))
```

4.1.2.5.3 ADC_Common_mode

Macros

- #define ADC_Mode_Independent ((uint32_t)0x00000000)
- #define ADC_DualMode_RegSimult_InjecSimult ((uint32_t)0x0000001)
- #define ADC_DualMode_RegSimult_AlterTrig ((uint32_t)0x00000002)
- #define ADC_DualMode_InjecSimult ((uint32_t)0x00000005)
- #define ADC DualMode RegSimult ((uint32 t)0x00000006)
- #define ADC_DualMode_Interl ((uint32_t)0x00000007)
- #define ADC_DualMode_AlterTrig ((uint32_t)0x00000009)
- #define ADC_TripleMode_RegSimult_InjecSimult ((uint32_t)0x00000011)
- #define ADC_TripleMode_RegSimult_AlterTrig ((uint32_t)0x00000012)
- #define ADC_TripleMode_InjecSimult ((uint32_t)0x00000015)
- #define ADC TripleMode RegSimult ((uint32 t)0x00000016)
- #define ADC_TripleMode_Interl ((uint32_t)0x00000017)
- #define ADC_TripleMode_AlterTrig ((uint32_t)0x00000019)
- #define IS ADC MODE(MODE)

4.1.2.5.3.1 Detailed Description

4.1.2.5.3.2 Macro Definition Documentation

ADC_DualMode_AlterTrig

```
#define ADC_DualMode_AlterTrig ((uint32_t)0x00000009)
```

ADC_DualMode_InjecSimult

```
#define ADC_DualMode_InjecSimult ((uint32_t)0x00000005)
```

ADC_DualMode_Interl

```
#define ADC_DualMode_Interl ((uint32_t)0x00000007)
```

ADC_DualMode_RegSimult

```
#define ADC_DualMode_RegSimult ((uint32_t)0x00000006)
```

$ADC_DualMode_RegSimult_AlterTrig$

```
#define ADC_DualMode_RegSimult_AlterTrig ((uint32_t)0x0000002)
```

ADC_DualMode_RegSimult_InjecSimult

#define ADC_DualMode_RegSimult_InjecSimult ((uint32_t)0x0000001)

ADC_Mode_Independent

```
#define ADC_Mode_Independent ((uint32_t)0x00000000)
```

ADC_TripleMode_AlterTrig

```
#define ADC_TripleMode_AlterTrig ((uint32_t)0x00000019)
```

ADC_TripleMode_InjecSimult

```
#define ADC_TripleMode_InjecSimult ((uint32_t)0x00000015)
```

ADC_TripleMode_Interl

```
#define ADC_TripleMode_Interl ((uint32_t)0x00000017)
```

ADC_TripleMode_RegSimult

```
#define ADC_TripleMode_RegSimult ((uint32_t)0x00000016)
```

ADC TripleMode RegSimult AlterTrig

```
#define ADC_TripleMode_RegSimult_AlterTrig ((uint32_t)0x00000012)
```

ADC_TripleMode_RegSimult_InjecSimult

```
#define ADC_TripleMode_RegSimult_InjecSimult ((uint32_t)0x00000011)
```

IS_ADC_MODE

```
(((MODE) == ADC_Mode_Independent) || \
((MODE) == ADC_DualMode_RegSimult_InjecSimult) || \
((MODE) == ADC_DualMode_RegSimult_AlterTrig) || \
((MODE) == ADC_DualMode_InjecSimult) || \
((MODE) == ADC_DualMode_InjecSimult) || \
((MODE) == ADC_DualMode_Inter1) || \
((MODE) == ADC_DualMode_AlterTrig) || \
((MODE) == ADC_TripleMode_RegSimult_InjecSimult) || \
((MODE) == ADC_TripleMode_RegSimult_AlterTrig) || \
((MODE) == ADC_TripleMode_InjecSimult) || \
((MODE) == ADC_TripleMode_RegSimult) || \
((MODE) == ADC_TripleMode_InjecSimult) || \
((MODE) == ADC_TripleMode_Inter1) || \
((MODE) == ADC_TripleMode_AlterTrig))
```

4.1.2.5.4 ADC_Prescaler

Macros

```
#define ADC_Prescaler_Div2 ((uint32_t)0x00000000)
```

- #define ADC_Prescaler_Div4 ((uint32_t)0x00010000)
- #define ADC_Prescaler_Div6 ((uint32_t)0x00020000)
- #define ADC_Prescaler_Div8 ((uint32_t)0x00030000)
- #define IS_ADC_PRESCALER(PRESCALER)

4.1.2.5.4.1 Detailed Description

4.1.2.5.4.2 Macro Definition Documentation

```
ADC_Prescaler_Div2
```

```
#define ADC_Prescaler_Div2 ((uint32_t)0x00000000)
```

ADC_Prescaler_Div4

```
#define ADC_Prescaler_Div4 ((uint32_t)0x00010000)
```

ADC_Prescaler_Div6

```
#define ADC_Prescaler_Div6 ((uint32_t)0x00020000)
```

ADC_Prescaler_Div8

```
#define ADC_Prescaler_Div8 ((uint32_t)0x00030000)
```

IS_ADC_PRESCALER

```
(((PRESCALER) == ADC_Prescaler_Div2) || \
((PRESCALER) == ADC_Prescaler_Div4) || \
((PRESCALER) == ADC_Prescaler_Div6) || \
((PRESCALER) == ADC_Prescaler_Div8))
```

4.1.2.5.5 ADC_Direct_memory_access_mode_for_multi_mode

Macros

- #define ADC DMAAccessMode Disabled ((uint32 t)0x00000000) /* DMA mode disabled */
- #define ADC_DMAAccessMode_1 ((uint32_t)0x00004000) /* DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/
- #define ADC_DMAAccessMode_2 ((uint32_t)0x00008000) /* DMA mode 2 enabled (2 / 3 half-words by pairs
 2&1 then 1&3 then 3&2)*/
- #define ADC_DMAAccessMode_3 ((uint32_t)0x0000C000) /* DMA mode 3 enabled (2 / 3 bytes by pairs -2&1 then 1&3 then 3&2) */
- #define IS_ADC_DMA_ACCESS_MODE(MODE)

4.1.2.5.5.1 Detailed Description

4.1.2.5.5.2 Macro Definition Documentation

ADC DMAAccessMode 1

```
\#define ADC_DMAAccessMode_1 ((uint32_t)0x00004000) /* DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/
```

ADC DMAAccessMode 2

```
\#define ADC_DMAAccessMode_2 ((uint32_t)0x00008000) /* DMA mode 2 enabled (2 / 3 half-words by pairs - 2&1 then 1&3 then 3&2)*/
```

ADC DMAAccessMode 3

```
#define ADC_DMAAccessMode_3 ((uint32_t)0x0000C000) /* DMA mode 3 enabled (2 / 3 bytes by pairs -2\&1 then 1\&3 then 3\&2) */
```

ADC_DMAAccessMode_Disabled

```
\#define ADC_DMAAccessMode_Disabled ((uint32_t)0x00000000) /* DMA mode disabled */
```

IS_ADC_DMA_ACCESS_MODE

```
(((MODE) == ADC_DMAAccessMode_Disabled) || \
((MODE) == ADC_DMAAccessMode_1) || \
((MODE) == ADC_DMAAccessMode_2) || \
((MODE) == ADC_DMAAccessMode_3))
```

4.1.2.5.6 ADC_delay_between_2_sampling_phases

Macros

- #define ADC TwoSamplingDelay 5Cycles ((uint32 t)0x00000000)
- #define ADC_TwoSamplingDelay_6Cycles ((uint32_t)0x00000100)
- #define ADC TwoSamplingDelay 7Cycles ((uint32 t)0x00000200)
- #define ADC_TwoSamplingDelay_8Cycles ((uint32_t)0x00000300)
- #define ADC_TwoSamplingDelay_9Cycles ((uint32_t)0x00000400)
- #define ADC_TwoSamplingDelay_10Cycles ((uint32_t)0x00000500)
- #define ADC_TwoSamplingDelay_11Cycles ((uint32_t)0x00000600)
- #define ADC TwoSamplingDelay 12Cycles ((uint32 t)0x00000700)
- #define ADC TwoSamplingDelay 13Cycles ((uint32 t)0x00000800)
- #define ADC_TwoSamplingDelay_14Cycles ((uint32_t)0x00000900)
- #define ADC_TwoSamplingDelay_15Cycles ((uint32_t)0x00000A00)
- #define ADC_TwoSamplingDelay_16Cycles ((uint32_t)0x00000B00)
- #define ADC_TwoSamplingDelay_17Cycles ((uint32_t)0x00000C00)
- #define ADC TwoSamplingDelay 18Cycles ((uint32 t)0x00000D00)
- #define ADC_TwoSamplingDelay_19Cycles ((uint32_t)0x00000E00)
- #define ADC_TwoSamplingDelay_20Cycles ((uint32_t)0x00000F00)
- #define IS_ADC_SAMPLING_DELAY(DELAY)

4.1.2.5.6.1 Detailed Description

4.1.2.5.6.2 Macro Definition Documentation

ADC TwoSamplingDelay 10Cycles

#define ADC_TwoSamplingDelay_10Cycles ((uint32_t)0x00000500)

ADC_TwoSamplingDelay_11Cycles

#define ADC_TwoSamplingDelay_11Cycles ((uint32_t)0x00000600)

ADC TwoSamplingDelay 12Cycles

#define ADC_TwoSamplingDelay_12Cycles ((uint32_t)0x00000700)

ADC_TwoSamplingDelay_13Cycles

#define ADC_TwoSamplingDelay_13Cycles ((uint32_t)0x00000800)

ADC_TwoSamplingDelay_14Cycles

#define ADC_TwoSamplingDelay_14Cycles ((uint32_t)0x00000900)

ADC_TwoSamplingDelay_15Cycles

#define ADC_TwoSamplingDelay_15Cycles ((uint32_t)0x00000A00)

ADC_TwoSamplingDelay_16Cycles

#define ADC_TwoSamplingDelay_16Cycles ((uint32_t)0x00000B00)

ADC_TwoSamplingDelay_17Cycles

#define ADC_TwoSamplingDelay_17Cycles ((uint32_t)0x00000C00)

ADC_TwoSamplingDelay_18Cycles

#define ADC_TwoSamplingDelay_18Cycles ((uint32_t)0x00000D00)

ADC_TwoSamplingDelay_19Cycles

#define ADC_TwoSamplingDelay_19Cycles ((uint32_t)0x00000E00)

ADC TwoSamplingDelay 20Cycles

#define ADC_TwoSamplingDelay_20Cycles ((uint32_t)0x00000F00)

ADC_TwoSamplingDelay_5Cycles

#define ADC_TwoSamplingDelay_5Cycles ((uint32_t)0x00000000)

ADC_TwoSamplingDelay_6Cycles

#define ADC_TwoSamplingDelay_6Cycles ((uint32_t)0x00000100)

ADC_TwoSamplingDelay_7Cycles

#define ADC_TwoSamplingDelay_7Cycles ((uint32_t)0x00000200)

ADC_TwoSamplingDelay_8Cycles

 $\verb|#define ADC_TwoSamplingDelay_8Cycles ((uint32_t)0x00000300)|\\$

ADC_TwoSamplingDelay_9Cycles

```
#define ADC_TwoSamplingDelay_9Cycles ((uint32_t)0x00000400)
```

IS_ADC_SAMPLING_DELAY

Value:

```
(((DELAY) == ADC_TwoSamplingDelay_5Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_6Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_7Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_8Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_9Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_9Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_1Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_11Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_12Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_13Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_14Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_15Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_15Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_16Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_17Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_18Cycles) || \
((DELAY) == ADC_TwoSamplingDelay_19Cycles) || \
((DELAY) == ADC_TwoSamplingDela
```

4.1.2.5.7 ADC_resolution

Macros

- #define ADC_Resolution_12b ((uint32_t)0x00000000)
- #define ADC_Resolution_10b ((uint32_t)0x01000000)
- #define ADC Resolution 8b ((uint32 t)0x02000000)
- #define ADC_Resolution_6b ((uint32_t)0x03000000)
- #define IS_ADC_RESOLUTION(RESOLUTION)

4.1.2.5.7.1 Detailed Description

4.1.2.5.7.2 Macro Definition Documentation

ADC_Resolution_10b

```
#define ADC_Resolution_10b ((uint32_t)0x01000000)
```

ADC Resolution 12b

```
#define ADC_Resolution_12b ((uint32_t)0x00000000)
```

ADC_Resolution_6b

#define ADC_Resolution_6b ((uint32_t)0x03000000)

ADC_Resolution_8b

```
#define ADC_Resolution_8b ((uint32_t)0x02000000)
```

IS ADC RESOLUTION

Value:

```
(((RESOLUTION) == ADC_Resolution_12b) || \
((RESOLUTION) == ADC_Resolution_10b) || \
((RESOLUTION) == ADC_Resolution_8b) || \
((RESOLUTION) == ADC_Resolution_6b))
```

4.1.2.5.8 ADC_external_trigger_edge_for_regular_channels_conversion

Macros

- #define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000)
- #define ADC_ExternalTrigConvEdge_Rising ((uint32_t)0x10000000)
- #define ADC_ExternalTrigConvEdge_Falling ((uint32_t)0x20000000)
- #define ADC_ExternalTrigConvEdge_RisingFalling ((uint32_t)0x30000000)
- #define IS_ADC_EXT_TRIG_EDGE(EDGE)

4.1.2.5.8.1 Detailed Description

4.1.2.5.8.2 Macro Definition Documentation

ADC_ExternalTrigConvEdge_Falling

```
\verb|#define ADC_ExternalTrigConvEdge_Falling ((uint32\_t)0x20000000)|
```

ADC ExternalTrigConvEdge None

```
\verb|#define ADC_ExternalTrigConvEdge_None ((uint32\_t)0x00000000)|
```

$ADC_External Trig Conv Edge_Rising$

#define ADC_ExternalTrigConvEdge_Rising ((uint32_t)0x1000000)

ADC ExternalTrigConvEdge RisingFalling

 $\verb|#define ADC_ExternalTrigConvEdge_RisingFalling ((uint32_t)0x3000000)|$

IS_ADC_EXT_TRIG_EDGE

Value:

```
(((EDGE) == ADC_ExternalTrigConvEdge_None) || \
((EDGE) == ADC_ExternalTrigConvEdge_Rising) || \
((EDGE) == ADC_ExternalTrigConvEdge_Falling) || \
((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling))
```

4.1.2.5.9 ADC_extrenal_trigger_sources_for_regular_channels_conversion

Macros

```
#define ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000)
```

- #define ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x01000000)
- #define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x02000000)
- #define ADC ExternalTrigConv T2 CC2 ((uint32 t)0x03000000)
- #define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x04000000)
- #define ADC ExternalTrigConv T2 CC4 ((uint32 t)0x05000000)
- #define ADC_ExternalTrigConv_T2_TRGO ((uint32_t)0x06000000)
- #define ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x07000000)
- #define ADC ExternalTrigConv T3 TRGO ((uint32 t)0x08000000)
- #define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x09000000)
- #define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x0A000000)
- #define ADC_ExternalTrigConv_T5_CC2 ((uint32_t)0x0B000000)
- #define ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x0C000000)
- #define ADC ExternalTrigConv T8 CC1 ((uint32 t)0x0D000000)
- #define ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x0E000000)
- #define ADC_ExternalTrigConv_Ext_IT11 ((uint32_t)0x0F000000)
- #define IS ADC EXT TRIG(REGTRIG)

4.1.2.5.9.1 Detailed Description

4.1.2.5.9.2 Macro Definition Documentation

ADC ExternalTrigConv Ext IT11

```
#define ADC_ExternalTrigConv_Ext_IT11 ((uint32_t)0x0F000000)
```

ADC_ExternalTrigConv_T1_CC1

```
#define ADC_ExternalTrigConv_T1_CC1 ((uint32_t)0x00000000)
```

ADC_ExternalTrigConv_T1_CC2

```
#define ADC_ExternalTrigConv_T1_CC2 ((uint32_t)0x01000000)
```

ADC_ExternalTrigConv_T1_CC3

#define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x02000000)

ADC_ExternalTrigConv_T2_CC2

#define ADC_ExternalTrigConv_T2_CC2 ((uint32_t)0x03000000)

ADC_ExternalTrigConv_T2_CC3

#define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x04000000)

ADC_ExternalTrigConv_T2_CC4

#define ADC_ExternalTrigConv_T2_CC4 ((uint32_t)0x05000000)

ADC_ExternalTrigConv_T2_TRGO

#define ADC_ExternalTrigConv_T2_TRGO ((uint32_t)0x06000000)

ADC ExternalTrigConv T3 CC1

#define ADC_ExternalTrigConv_T3_CC1 ((uint32_t)0x07000000)

ADC_ExternalTrigConv_T3_TRGO

#define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x08000000)

ADC_ExternalTrigConv_T4_CC4

#define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x09000000)

ADC_ExternalTrigConv_T5_CC1

#define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x0A000000)

ADC_ExternalTrigConv_T5_CC2

#define ADC_ExternalTrigConv_T5_CC2 ((uint32_t)0x0B000000)

ADC_ExternalTrigConv_T5_CC3

#define ADC_ExternalTrigConv_T5_CC3 ((uint32_t)0x0C000000)

ADC_ExternalTrigConv_T8_CC1

#define ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x0D000000)

ADC_ExternalTrigConv_T8_TRGO

#define ADC_ExternalTrigConv_T8_TRGO ((uint32_t)0x0E000000)

IS ADC EXT TRIG

Value:

```
(((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || \
((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) || \
((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || \
((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) || \
((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) || \
((REGTRIG) == ADC_ExternalTrigConv_T2_CC3) || \
((REGTRIG) == ADC_ExternalTrigConv_T2_CC4) || \
((REGTRIG) == ADC_ExternalTrigConv_T2_TRG0) || \
((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) || \
((REGTRIG) == ADC_ExternalTrigConv_T3_TRG0) || \
((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) || \
((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) || \
((REGTRIG) == ADC_ExternalTrigConv_T5_CC2) || \
((REGTRIG) == ADC_ExternalTrigConv_T5_CC3) || \
((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) || \
((REGTRIG) == ADC_ExternalTrigConv_T8_TRG0) || \
((REGTRIG) == ADC_ExternalTrigConv_T8_TRG0) || \
((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11))
```

4.1.2.5.10 ADC_data_align

Macros

- #define ADC DataAlign Right ((uint32 t)0x00000000)
- #define ADC_DataAlign_Left ((uint32_t)0x00000800)
- #define IS_ADC_DATA_ALIGN(ALIGN)

4.1.2.5.10.1 Detailed Description

4.1.2.5.10.2 Macro Definition Documentation

ADC_DataAlign_Left

#define ADC_DataAlign_Left ((uint32_t)0x00000800)

ADC_DataAlign_Right

```
#define ADC_DataAlign_Right ((uint32_t)0x0000000)
```

IS_ADC_DATA_ALIGN

Value:

```
(((ALIGN) == ADC_DataAlign_Right) || \
((ALIGN) == ADC_DataAlign_Left))
```

4.1.2.5.11 ADC_channels

Macros

```
#define ADC_Channel_0 ((uint8_t)0x00)
```

- #define ADC_Channel_1 ((uint8_t)0x01)
- #define ADC_Channel_2 ((uint8_t)0x02)
- #define ADC Channel 3 ((uint8 t)0x03)
- #define ADC_Channel_4 ((uint8_t)0x04)
- #define ADC_Channel_5 ((uint8_t)0x05)
- #define ADC_Channel_6 ((uint8_t)0x06)
- #define ADC Channel 7 ((uint8 t)0x07)
- #define ADC Channel 8 ((uint8 t)0x08)
- #define ADC_Channel_9 ((uint8_t)0x09)
- #define ADC_Channel_10 ((uint8_t)0x0A)
- #define ADC_Channel_11 ((uint8_t)0x0B)
- #define ADC_Channel_12 ((uint8_t)0x0C)
- #define ADC Channel 13 ((uint8 t)0x0D)
- #define ADC_Channel_14 ((uint8_t)0x0E)
- #define ADC_Channel_15 ((uint8_t)0x0F)
- #define ADC_Channel_16 ((uint8_t)0x10)
- #define ADC_Channel_17 ((uint8_t)0x11)
- #define ADC Channel 18 ((uint8 t)0x12)
- #define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16)
- #define ADC_Channel_Vrefint ((uint8_t)ADC_Channel_17)
- #define ADC Channel Vbat ((uint8 t)ADC Channel 18)
- #define IS_ADC_CHANNEL(CHANNEL)

4.1.2.5.11.1 Detailed Description

4.1.2.5.11.2 Macro Definition Documentation

ADC_Channel_0

```
#define ADC_Channel_0 ((uint8_t)0x00)
```

ADC_Channel_1 #define ADC_Channel_1 ((uint8_t)0x01) ADC_Channel_10 #define ADC_Channel_10 ((uint8_t)0x0A) ADC_Channel_11 #define ADC_Channel_11 ((uint8_t)0x0B) ADC_Channel_12 #define ADC_Channel_12 ((uint8_t)0x0C) ADC_Channel_13 #define ADC_Channel_13 ((uint8_t)0x0D) ADC_Channel_14 #define ADC_Channel_14 ((uint8_t)0x0E) ADC_Channel_15 #define ADC_Channel_15 ((uint8_t)0x0F) ADC_Channel_16 #define ADC_Channel_16 ((uint8_t)0x10) ADC_Channel_17 #define ADC_Channel_17 ((uint8_t)0x11) ADC_Channel_18

#define ADC_Channel_18 ((uint8_t)0x12)

ADC_Channel_2 #define ADC_Channel_2 ((uint8_t)0x02) ADC_Channel_3 #define ADC_Channel_3 ((uint8_t)0x03) ADC_Channel_4 $\#define ADC_Channel_4 ((uint8_t)0x04)$ ADC_Channel_5 #define ADC_Channel_5 ((uint8_t)0x05) ADC_Channel_6 #define ADC_Channel_6 ((uint8_t)0x06) ADC_Channel_7 #define ADC_Channel_7 ((uint8_t)0x07) ADC_Channel_8 #define ADC_Channel_8 ((uint8_t)0x08) ADC_Channel_9 #define ADC_Channel_9 ((uint8_t)0x09) ADC_Channel_TempSensor #define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16)

Generated by Doxygen

ADC_Channel_Vbat

#define ADC_Channel_Vbat ((uint8_t)ADC_Channel_18)

ADC_Channel_Vrefint

```
#define ADC_Channel_Vrefint ((uint8_t)ADC_Channel_17)
```

IS_ADC_CHANNEL

Value:

```
(((CHANNEL) == ADC_Channel_0) || \
((CHANNEL) == ADC_Channel_1) || \
((CHANNEL) == ADC_Channel_2) || \
((CHANNEL) == ADC_Channel_3) || \
((CHANNEL) == ADC_Channel_4) || \
((CHANNEL) == ADC_Channel_5) || \
((CHANNEL) == ADC_Channel_6) || \
((CHANNEL) == ADC_Channel_7) || \
((CHANNEL) == ADC_Channel_8) || \
((CHANNEL) == ADC_Channel_8) || \
((CHANNEL) == ADC_Channel_9) || \
((CHANNEL) == ADC_Channel_10) || \
((CHANNEL) == ADC_Channel_110) || \
((CHANNEL) == ADC_Channel_12) || \
((CHANNEL) == ADC_Channel_13) || \
((CHANNEL) == ADC_Channel_14) || \
((CHANNEL) == ADC_Channel_15) || \
((CHANNEL) == ADC_Channel_16) || \
((CHANNEL) == ADC_Channel_17) || \
((CHANNEL) == ADC_Channel_16) || \
((CHANNEL) == ADC_Channel_17) || \
```

4.1.2.5.12 ADC_sampling_times

Macros

- #define ADC_SampleTime_3Cycles ((uint8_t)0x00)
- #define ADC_SampleTime_15Cycles ((uint8_t)0x01)
- #define ADC_SampleTime_28Cycles ((uint8_t)0x02)
- #define ADC_SampleTime_56Cycles ((uint8_t)0x03)
- #define ADC SampleTime 84Cycles ((uint8 t)0x04)
- #define ADC_SampleTime_112Cycles ((uint8_t)0x05)
- #define ADC_SampleTime_144Cycles ((uint8_t)0x06)
- #define ADC_SampleTime_480Cycles ((uint8_t)0x07)
- #define IS_ADC_SAMPLE_TIME(TIME)

4.1.2.5.12.1 Detailed Description

4.1.2.5.12.2 Macro Definition Documentation

ADC_SampleTime_112Cycles

```
#define ADC_SampleTime_112Cycles ((uint8_t)0x05)
```

ADC_SampleTime_144Cycles

```
#define ADC_SampleTime_144Cycles ((uint8_t)0x06)
```

ADC_SampleTime_15Cycles

```
#define ADC_SampleTime_15Cycles ((uint8_t)0x01)
```

ADC_SampleTime_28Cycles

```
#define ADC_SampleTime_28Cycles ((uint8_t)0x02)
```

ADC_SampleTime_3Cycles

```
#define ADC_SampleTime_3Cycles ((uint8_t)0x00)
```

ADC_SampleTime_480Cycles

```
#define ADC_SampleTime_480Cycles ((uint8_t)0x07)
```

ADC_SampleTime_56Cycles

```
\#define ADC_SampleTime_56Cycles ((uint8_t)0x03)
```

ADC_SampleTime_84Cycles

```
\#define ADC_SampleTime_84Cycles ((uint8_t)0x04)
```

IS_ADC_SAMPLE_TIME

Value:

```
(((TIME) == ADC_SampleTime_3Cycles) || \
((TIME) == ADC_SampleTime_15Cycles) || \
((TIME) == ADC_SampleTime_28Cycles) || \
((TIME) == ADC_SampleTime_56Cycles) || \
((TIME) == ADC_SampleTime_84Cycles) || \
((TIME) == ADC_SampleTime_112Cycles) || \
((TIME) == ADC_SampleTime_144Cycles) || \
((TIME) == ADC_SampleTime_144Cycles) || \
((TIME) == ADC_SampleTime_480Cycles))
```

${\bf 4.1.2.5.13} \quad {\bf ADC_external_trigger_edge_for_injected_channels_conversion}$

Macros

- #define ADC_ExternalTrigInjecConvEdge_None ((uint32_t)0x00000000)
- #define ADC_ExternalTrigInjecConvEdge_Rising ((uint32_t)0x00100000)
- #define ADC_ExternalTrigInjecConvEdge_Falling ((uint32_t)0x00200000)
- #define ADC_ExternalTrigInjecConvEdge_RisingFalling ((uint32_t)0x00300000)
- #define IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE)

4.1.2.5.13.1 Detailed Description

4.1.2.5.13.2 Macro Definition Documentation

ADC_ExternalTrigInjecConvEdge_Falling

```
#define ADC_ExternalTrigInjecConvEdge_Falling ((uint32_t)0x00200000)
```

ADC_ExternalTrigInjecConvEdge_None

```
#define ADC_ExternalTrigInjecConvEdge_None ((uint32_t)0x00000000)
```

ADC_ExternalTrigInjecConvEdge_Rising

```
#define ADC_ExternalTrigInjecConvEdge_Rising ((uint32_t)0x00100000)
```

ADC ExternalTrigInjecConvEdge RisingFalling

```
#define ADC_ExternalTrigInjecConvEdge_RisingFalling ((uint32_t)0x00300000)
```

IS ADC EXT INJEC TRIG EDGE

Value:

```
(((EDGE) == ADC_ExternalTrigInjecConvEdge_None) || \
((EDGE) == ADC_ExternalTrigInjecConvEdge_Rising) || \
((EDGE) == ADC_ExternalTrigInjecConvEdge_Falling) || \
((EDGE) == ADC_ExternalTrigInjecConvEdge_RisingFalling))
```

4.1.2.5.14 ADC_extrenal_trigger_sources_for_injected_channels_conversion

Macros

- #define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00000000)
- #define ADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00010000)
- #define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00020000)
- #define ADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00030000)
- #define ADC_ExternalTrigInjecConv_T3_CC2 ((uint32_t)0x00040000)
- #define ADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00050000)
- #define ADC ExternalTrigInjecConv T4 CC1 ((uint32 t)0x00060000)
- #define ADC_ExternalTrigInjecConv_T4_CC2 ((uint32_t)0x00070000)
- #define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00080000)
- #define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00090000)
- #define ADC ExternalTrigInjecConv T5 CC4 ((uint32 t)0x000A0000)
- #define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x000B0000)
- #define ADC ExternalTrigInjecConv T8 CC2 ((uint32 t)0x000C0000)
- #define ADC_ExternalTrigInjecConv_T8_CC3 ((uint32_t)0x000D0000)
- #define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x000E0000)
- #define ADC_ExternalTrigInjecConv_Ext_IT15 ((uint32_t)0x000F0000)
- #define IS_ADC_EXT_INJEC_TRIG(INJTRIG)

4.1.2.5.14.1 Detailed Description

4.1.2.5.14.2 Macro Definition Documentation

ADC_ExternalTrigInjecConv_Ext_IT15

#define ADC_ExternalTrigInjecConv_Ext_IT15 ((uint32_t)0x000F0000)

ADC_ExternalTrigInjecConv_T1_CC4

#define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00000000)

ADC_ExternalTrigInjecConv_T1_TRGO

#define ADC_ExternalTrigInjecConv_T1_TRGO ((uint32_t)0x00010000)

ADC_ExternalTrigInjecConv_T2_CC1

#define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00020000)

ADC_ExternalTrigInjecConv_T2_TRGO

#define ADC_ExternalTrigInjecConv_T2_TRGO ((uint32_t)0x00030000)

ADC_ExternalTrigInjecConv_T3_CC2

#define ADC_ExternalTrigInjecConv_T3_CC2 ((uint32_t)0x00040000)

ADC_ExternalTrigInjecConv_T3_CC4

#define ADC_ExternalTrigInjecConv_T3_CC4 ((uint32_t)0x00050000)

ADC ExternalTrigInjecConv T4 CC1

#define ADC_ExternalTrigInjecConv_T4_CC1 ((uint32_t)0x00060000)

ADC_ExternalTrigInjecConv_T4_CC2

#define ADC_ExternalTrigInjecConv_T4_CC2 ((uint32_t)0x00070000)

ADC_ExternalTrigInjecConv_T4_CC3

```
#define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00080000)
```

ADC_ExternalTrigInjecConv_T4_TRGO

```
#define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00090000)
```

ADC_ExternalTrigInjecConv_T5_CC4

```
#define ADC_ExternalTrigInjecConv_T5_CC4 ((uint32_t)0x000A0000)
```

ADC_ExternalTrigInjecConv_T5_TRGO

```
#define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x000B0000)
```

ADC_ExternalTrigInjecConv_T8_CC2

```
#define ADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x000C0000)
```

ADC_ExternalTrigInjecConv_T8_CC3

```
#define ADC_ExternalTrigInjecConv_T8_CC3 ((uint32_t)0x000D0000)
```

ADC_ExternalTrigInjecConv_T8_CC4

```
#define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x000E0000)
```

IS_ADC_EXT_INJEC_TRIG

```
(((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRG0) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRG0) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC2) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC1) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC2) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC2) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRG0) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRG0) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRG0) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC3) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) || \
((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15))
```

4.1.2.5.15 ADC_injected_channel_selection

Macros

```
• #define ADC_InjectedChannel_1 ((uint8_t)0x14)
```

- #define ADC_InjectedChannel_2 ((uint8_t)0x18)
- #define ADC_InjectedChannel_3 ((uint8_t)0x1C)
- #define ADC_InjectedChannel_4 ((uint8_t)0x20)
- #define IS_ADC_INJECTED_CHANNEL(CHANNEL)

4.1.2.5.15.1 Detailed Description

4.1.2.5.15.2 Macro Definition Documentation

ADC_InjectedChannel_1

```
#define ADC_InjectedChannel_1 ((uint8_t)0x14)
```

ADC_InjectedChannel_2

```
#define ADC_InjectedChannel_2 ((uint8_t)0x18)
```

ADC_InjectedChannel_3

```
#define ADC_InjectedChannel_3 ((uint8_t)0x1C)
```

ADC_InjectedChannel_4

```
#define ADC_InjectedChannel_4 ((uint8_t)0x20)
```

IS_ADC_INJECTED_CHANNEL

```
(((CHANNEL) == ADC_InjectedChannel_1) || \
((CHANNEL) == ADC_InjectedChannel_2) || \
((CHANNEL) == ADC_InjectedChannel_3) || \
((CHANNEL) == ADC_InjectedChannel_4))
```

4.1.2.5.16 ADC_analog_watchdog_selection

Macros

- #define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200)
- #define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200)
- #define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200)
- #define ADC AnalogWatchdog AllRegEnable ((uint32 t)0x00800000)
- #define ADC AnalogWatchdog AllInjecEnable ((uint32 t)0x00400000)
- #define ADC AnalogWatchdog AllRegAllInjecEnable ((uint32 t)0x00C00000)
- #define ADC_AnalogWatchdog_None ((uint32_t)0x00000000)
- #define IS_ADC_ANALOG_WATCHDOG(WATCHDOG)

4.1.2.5.16.1 Detailed Description

4.1.2.5.16.2 Macro Definition Documentation

ADC_AnalogWatchdog_AllInjecEnable

#define ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000)

ADC_AnalogWatchdog_AllRegAllInjecEnable

 $\verb|#define ADC_AnalogWatchdog_AllRegAllInjecEnable ((uint32_t) 0x00C00000)|$

ADC_AnalogWatchdog_AllRegEnable

 $\verb|#define ADC_AnalogWatchdog_AllRegEnable ((uint32_t)0x00800000)|\\$

ADC_AnalogWatchdog_None

#define ADC_AnalogWatchdog_None ((uint32_t)0x0000000)

ADC AnalogWatchdog SingleInjecEnable

#define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200)

ADC_AnalogWatchdog_SingleRegEnable

 $\verb|#define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200)|$

ADC_AnalogWatchdog_SingleRegOrInjecEnable

#define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200)

IS_ADC_ANALOG_WATCHDOG

Value:

```
(((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_None))
```

4.1.2.5.17 ADC_interrupts_definition

Macros

- #define ADC_IT_EOC ((uint16_t)0x0205)
- #define ADC_IT_AWD ((uint16_t)0x0106)
- #define ADC_IT_JEOC ((uint16_t)0x0407)
- #define ADC_IT_OVR ((uint16_t)0x201A)
- #define IS_ADC_IT(IT)

4.1.2.5.17.1 Detailed Description

4.1.2.5.17.2 Macro Definition Documentation

```
ADC_IT_AWD
```

```
#define ADC_IT_AWD ((uint16_t)0x0106)
```

ADC_IT_EOC

```
#define ADC_IT_EOC ((uint16_t)0x0205)
```

ADC_IT_JEOC

```
#define ADC_IT_JEOC ((uint16_t)0x0407)
```

ADC_IT_OVR

```
#define ADC_IT_OVR ((uint16_t)0x201A)
```

IS_ADC_IT

```
#define IS_ADC_IT( _{IT} )
```

```
(((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) || \
((IT) == ADC_IT_JEOC) || ((IT) == ADC_IT_OVR))
```

4.1.2.5.18 ADC_flags_definition

Macros

- #define ADC_FLAG_AWD ((uint8_t)0x01)
- #define ADC_FLAG_EOC ((uint8_t)0x02)
- #define ADC_FLAG_JEOC ((uint8_t)0x04)
- #define ADC_FLAG_JSTRT ((uint8_t)0x08)
- #define ADC FLAG STRT ((uint8 t)0x10)
- #define ADC_FLAG_OVR ((uint8_t)0x20)
- #define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xC0) == 0x00) && ((FLAG) != 0x00))
- #define IS_ADC_GET_FLAG(FLAG)

4.1.2.5.18.1 Detailed Description

4.1.2.5.18.2 Macro Definition Documentation

ADC_FLAG_AWD

```
#define ADC_FLAG_AWD ((uint8_t)0x01)
```

ADC_FLAG_EOC

```
#define ADC_FLAG_EOC ((uint8_t)0x02)
```

ADC_FLAG_JEOC

```
#define ADC_FLAG_JEOC ((uint8_t)0x04)
```

ADC_FLAG_JSTRT

```
#define ADC_FLAG_JSTRT ((uint8_t)0x08)
```

ADC_FLAG_OVR

```
#define ADC_FLAG_OVR ((uint8_t)0x20)
```

ADC_FLAG_STRT

```
#define ADC_FLAG_STRT ((uint8_t)0x10)
```

IS_ADC_CLEAR_FLAG

```
#define IS_ADC_CLEAR_FLAG( FLAG \ ) \ ((((FLAG) \& (uint8\_t)0xC0) == 0x00) \&\& ((FLAG) != 0x00))
```

IS_ADC_GET_FLAG

Value:

```
(((FLAG) == ADC_FLAG_AWD) || \
((FLAG) == ADC_FLAG_EOC) || \
((FLAG) == ADC_FLAG_JEOC) || \
((FLAG) == ADC_FLAG_JSTRT) || \
((FLAG) == ADC_FLAG_STRT) || \
((FLAG) == ADC_FLAG_OVR))
```

4.1.2.5.19 ADC_thresholds

Macros

#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)

4.1.2.5.19.1 Detailed Description

4.1.2.5.19.2 Macro Definition Documentation

IS_ADC_THRESHOLD

4.1.2.5.20 ADC_injected_offset

Macros

#define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF)

4.1.2.5.20.1 Detailed Description

4.1.2.5.20.2 Macro Definition Documentation

IS ADC OFFSET

4.1.2.5.21 ADC_injected_length

Macros

• #define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4))

4.1.2.5.21.1 Detailed Description

4.1.2.5.21.2 Macro Definition Documentation

IS_ADC_INJECTED_LENGTH

4.1.2.5.22 ADC_injected_rank

Macros

- #define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4))
- 4.1.2.5.22.1 Detailed Description
- 4.1.2.5.22.2 Macro Definition Documentation

IS_ADC_INJECTED_RANK

```
#define IS_ADC_INJECTED_RANK(  RANK \ ) \ (((RANK) >= 0 \times 1) \ \&\& \ ((RANK) <= 0 \times 4))
```

4.1.2.5.23 ADC regular length

Macros

- #define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10))
- 4.1.2.5.23.1 Detailed Description
- 4.1.2.5.23.2 Macro Definition Documentation

IS_ADC_REGULAR_LENGTH

```
#define IS_ADC_REGULAR_LENGTH(  LENGTH \ ) \ (((LENGTH) \ >= \ 0 \times 1) \ \&\& \ ((LENGTH) \ <= \ 0 \times 10))
```

4.1.2.5.24 ADC_regular_rank

Macros

#define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10))

4.1.2.5.24.1 Detailed Description

4.1.2.5.24.2 Macro Definition Documentation

IS_ADC_REGULAR_RANK

```
#define IS_ADC_REGULAR_RANK(  RANK \ ) \ (((RANK) \ >= \ 0 \times 1) \ \&\& \ ((RANK) \ <= \ 0 \times 10))
```

4.1.2.5.25 ADC_regular_discontinuous_mode_number

Macros

#define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8))

4.1.2.5.25.1 Detailed Description

4.1.2.5.25.2 Macro Definition Documentation

IS ADC REGULAR DISC NUMBER

4.1.3 GPIO

GPIO driver modules.

Modules

- GPIO_Private_Functions
- GPIO_Exported_Constants

Data Structures

struct GPIO_InitTypeDef

GPIO Init structure definition

Macros

- #define IS GPIO ALL PERIPH(PERIPH)
- #define IS_GPIO_MODE(MODE)
- #define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))
- #define IS_GPIO_SPEED(SPEED)
- #define IS_GPIO_PUPD(PUPD)
- #define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))

Enumerations

 enum GPIOMode_TypeDef { GPIO_Mode_IN = 0x00 , GPIO_Mode_OUT = 0x01 , GPIO_Mode_AF = 0x02 , GPIO_Mode_AN = 0x03 }

GPIO Configuration Mode enumeration.

enum GPIOOType_TypeDef { GPIO_OType_PP = 0x00 , GPIO_OType_OD = 0x01 }

GPIO Output type enumeration.

enum GPIOSpeed_TypeDef { GPIO_Speed_2MHz = 0x00 , GPIO_Speed_25MHz = 0x01 , GPIO_Speed_50MHz = 0x02 , GPIO_Speed_100MHz = 0x03 }

GPIO Output Maximum frequency enumeration.

enum GPIOPuPd_TypeDef { GPIO_PuPd_NOPULL = 0x00 , GPIO_PuPd_UP = 0x01 , GPIO_PuPd_DOWN = 0x02 }

GPIO Configuration PullUp PullDown enumeration.

• enum BitAction { Bit RESET = 0 , Bit SET }

GPIO Bit SET and Bit RESET enumeration.

Functions

void GPIO_DeInit (GPIO_TypeDef *GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO InitStruct.

void GPIO_StructInit (GPIO_InitTypeDef *GPIO_InitStruct)

Fills each GPIO_InitStruct member with its default value.

void GPIO_PinLockConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Locks GPIO Pins configuration registers.

• uint8_t GPIO_ReadInputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Reads the specified input port pin.

uint16_t GPIO_ReadInputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO input data port.

uint8 t GPIO ReadOutputDataBit (GPIO TypeDef *GPIOx, uint16 t GPIO Pin)

Reads the specified output data port bit.

uint16_t GPIO_ReadOutputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO output data port.

void GPIO_SetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Sets the selected data port bits.

• void GPIO_ResetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Clears the selected data port bits.

void GPIO_WriteBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO_Write (GPIO_TypeDef *GPIOx, uint16_t PortVal)

Writes data to the specified GPIO data port.

void GPIO_ToggleBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Toggles the specified GPIO pins..

void GPIO_PinAFConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)

Changes the mapping of the specified pin.

4.1.3.1 Detailed Description

GPIO driver modules.

4.1.3.2 Macro Definition Documentation

```
4.1.3.2.1 IS_GPIO_ALL_PERIPH
```

4.1.3.2.2 IS GPIO BIT ACTION

4.1.3.2.3 IS GPIO MODE

Value:

```
(((MODE) == GPIO_Mode_IN) || ((MODE) == GPIO_Mode_OUT) || \
((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN))
```

4.1.3.2.4 IS_GPIO_OTYPE

4.1.3.2.5 IS_GPIO_PUPD

Value:

4.1.3.2.6 IS_GPIO_SPEED

Value:

4.1.3.3 Enumeration Type Documentation

4.1.3.3.1 BitAction

```
enum BitAction
```

GPIO Bit SET and Bit RESET enumeration.

Enumerator

Bit_RESET	
Bit_SET	

4.1.3.3.2 GPIOMode_TypeDef

enum GPIOMode_TypeDef

GPIO Configuration Mode enumeration.

Enumerator

GPIO_Mode_IN	GPIO Input Mode
GPIO_Mode_OUT	GPIO Output Mode
GPIO_Mode_AF	GPIO Alternate function Mode
GPIO_Mode_AN	GPIO Analog Mode

4.1.3.3.3 GPIOOType_TypeDef

enum GPIOOType_TypeDef

GPIO Output type enumeration.

Enumerator

GPIO_OType_PP	
GPIO_OType_OD	

4.1.3.3.4 GPIOPuPd_TypeDef

 $\verb"enum GPIOPuPd_TypeDef"$

GPIO Configuration PullUp PullDown enumeration.

Enumerator

GPIO_PuPd_NOPULL	
GPIO_PuPd_UP	
GPIO_PuPd_DOWN	

4.1.3.3.5 GPIOSpeed_TypeDef

 $\verb"enum GPIOSpeed_TypeDef"$

GPIO Output Maximum frequency enumeration.

Enumerator

GPIO_Speed_2MHz	Low speed
GPIO_Speed_25MHz	Medium speed
GPIO_Speed_50MHz	Fast speed
GPIO_Speed_100MHz	High speed on 30 pF (80 MHz Output max speed on 15 pF)

4.1.3.4 Function Documentation

4.1.3.4.1 GPIO_DeInit()

```
void GPIO_DeInit ( {\tt GPIO\_TypeDef} \ * \ {\tt GPIOx} \ )
```

Deinitializes the GPIOx peripheral registers to their default reset values.

Note

By default, The GPIO pins are configured in input floating mode (except JTAG pins).

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
-------	--

Return values

None

4.1.3.4.2 GPIO_Init()

Initializes the GPIOx peripheral according to the specified parameters in the GPIO_InitStruct.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_InitStruct	pointer to a GPIO_InitTypeDef structure that contains the configuration information for the
	specified GPIO peripheral.

Return values

None

4.1.3.4.3 GPIO_PinAFConfig()

Changes the mapping of the specified pin.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_PinSource	specifies the pin for the Alternate function. This parameter can be GPIO_PinSourcex where x can be (015).

Parameters

GPIO_AFSelection

selects the pin to used as Alternate function. This parameter can be one of the following values:

- GPIO_AF_RTC_50Hz: Connect RTC_50Hz pin to AF0 (default after reset)
- GPIO_AF_MCO: Connect MCO pin (MCO1 and MCO2) to AF0 (default after reset)
- GPIO_AF_TAMPER: Connect TAMPER pins (TAMPER_1 and TAMPER_2) to AF0 (default after reset)
- GPIO_AF_SWJ: Connect SWJ pins (SWD and JTAG)to AF0 (default after reset)
- · GPIO AF TRACE: Connect TRACE pins to AF0 (default after reset)
- GPIO AF TIM1: Connect TIM1 pins to AF1
- GPIO AF TIM2: Connect TIM2 pins to AF1
- GPIO_AF_TIM3: Connect TIM3 pins to AF2
- GPIO_AF_TIM4: Connect TIM4 pins to AF2
- GPIO_AF_TIM5: Connect TIM5 pins to AF2
- GPIO_AF_TIM8: Connect TIM8 pins to AF3
- GPIO_AF_TIM9: Connect TIM9 pins to AF3
- GPIO AF TIM10: Connect TIM10 pins to AF3
- GPIO_AF_TIM11: Connect TIM11 pins to AF3
- GPIO_AF_I2C1: Connect I2C1 pins to AF4
- GPIO_AF_I2C2: Connect I2C2 pins to AF4
- · GPIO AF I2C3: Connect I2C3 pins to AF4
- GPIO_AF_SPI1: Connect SPI1 pins to AF5
- GPIO_AF_SPI2: Connect SPI2/I2S2 pins to AF5
- GPIO_AF_SPI3: Connect SPI3/I2S3 pins to AF6
- GPIO_AF_I2S3ext: Connect I2S3ext pins to AF7
- GPIO AF USART1: Connect USART1 pins to AF7
- GPIO_AF_USART2: Connect USART2 pins to AF7
- GPIO_AF_USART3: Connect USART3 pins to AF7
- GPIO_AF_UART4: Connect UART4 pins to AF8
- GPIO_AF_UART5: Connect UART5 pins to AF8
- GPIO_AF_USART6: Connect USART6 pins to AF8
- GPIO_AF_CAN1: Connect CAN1 pins to AF9
- GPIO_AF_CAN2: Connect CAN2 pins to AF9
- GPIO_AF_TIM12: Connect TIM12 pins to AF9
- GPIO_AF_TIM13: Connect TIM13 pins to AF9
- GPIO_AF_TIM14: Connect TIM14 pins to AF9
- GPIO_AF_OTG_FS: Connect OTG_FS pins to AF10
- GPIO_AF_OTG_HS: Connect OTG_HS pins to AF10
- · GPIO AF ETH: Connect ETHERNET pins to AF11
- GPIO AF FSMC: Connect FSMC pins to AF12

Generated by Doxygen

Parameters

Return values

None

4.1.3.4.4 GPIO_PinLockConfig()

Locks GPIO Pins configuration registers.

Note

The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_ \leftarrow AFRL and GPIOx_AFRH.

The configuration of the locked GPIO pins can no longer be modified until the next reset.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bit to be locked. This parameter can be any combination of GPIO_Pin_x where x can be (015).	

Return values

None

4.1.3.4.5 GPIO_ReadInputData()

Reads the specified GPIO input data port.

Parameters

<i>GPIOx</i>	where x can be (AI) to select the GPIO peripheral.

Return values

GPIO input data port value.

4.1.3.4.6 GPIO_ReadInputDataBit()

Reads the specified input port pin.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).	

Return values

4.1.3.4.7 GPIO_ReadOutputData()

```
uint16_t GPIO_ReadOutputData ( {\tt GPIO\_TypeDef} \ * \ {\tt GPIOx} \ )
```

Reads the specified GPIO output data port.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
-------	--

Return values

GPIO	output data port value.

4.1.3.4.8 GPIO_ReadOutputDataBit()

Reads the specified output data port bit.

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).	

Return values

The output port pin valu	e.
----------------------------	----

4.1.3.4.9 GPIO_ResetBits()

Clears the selected data port bits.

Note

This functions uses GPIOx_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).	

Return values

None

4.1.3.4.10 GPIO_SetBits()

Sets the selected data port bits.

Note

This functions uses GPIOx_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

GPIOx	where x can be (AI) to select the GPIO peripheral.	
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where	
	x can be (015).	

Return values

None

4.1.3.4.11 GPIO_StructInit()

Fills each GPIO_InitStruct member with its default value.

Parameters

GPIO_InitStruct	: pointer to a GPIO_InitTypeDef structure which will be initialized.
-----------------	--

Return values

None

4.1.3.4.12 GPIO_ToggleBits()

Toggles the specified GPIO pins..

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	Specifies the pins to be toggled.

Return values

None

4.1.3.4.13 GPIO_Write()

Writes data to the specified GPIO data port.

GPIOx	where x can be (AI) to select the GPIO peripheral.
PortVal	specifies the value to be written to the port output data register.

Return values

None

4.1.3.4.14 GPIO_WriteBit()

Sets or clears the selected data port bit.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to be written. This parameter can be one of GPIO_Pin_x where x can be (015).
BitVal	specifies the value to be written to the selected bit. This parameter can be one of the BitAction enum values:
	Bit_RESET: to clear the port pin
	Bit_SET: to set the port pin

Return values

None

4.1.3.5 GPIO_Private_Functions

Modules

· Initialization and Configuration

Initialization and Configuration.

• GPIO Read and Write

GPIO Read and Write.

• GPIO Alternate functions configuration function

GPIO Alternate functions configuration function.

4.1.3.5.1 Detailed Description

4.1.3.5.2 Initialization and Configuration

Initialization and Configuration.

Functions

void GPIO_DeInit (GPIO_TypeDef *GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO_InitStruct.

void GPIO_StructInit (GPIO_InitTypeDef *GPIO_InitStruct)

Fills each GPIO_InitStruct member with its default value.

• void GPIO_PinLockConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Locks GPIO Pins configuration registers.

4.1.3.5.2.1 Detailed Description

Initialization and Configuration.

```
Initialization and Configuration
```

4.1.3.5.2.2 Function Documentation

GPIO_DeInit()

Deinitializes the GPIOx peripheral registers to their default reset values.

Note

By default, The GPIO pins are configured in input floating mode (except JTAG pins).

Parameters

```
GPIOx where x can be (A..I) to select the GPIO peripheral.
```

Return values

None

GPIO_Init()

Initializes the GPIOx peripheral according to the specified parameters in the GPIO_InitStruct.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_InitStruct	pointer to a GPIO_InitTypeDef structure that contains the configuration information for the specified GPIO peripheral.

Return values

None

GPIO_PinLockConfig()

Locks GPIO Pins configuration registers.

Note

The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_ \leftarrow AFRL and GPIOx_AFRH.

The configuration of the locked GPIO pins can no longer be modified until the next reset.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
	specifies the port bit to be locked. This parameter can be any combination of GPIO_Pin_x where x can be (015).

Return values

None

GPIO_StructInit()

Fills each GPIO_InitStruct member with its default value.

Parameters

GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.

Return values

None

4.1.3.5.3 GPIO Read and Write

GPIO Read and Write.

Functions

• uint8_t GPIO_ReadInputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Reads the specified input port pin.

uint16_t GPIO_ReadInputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO input data port.

uint8_t GPIO_ReadOutputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Reads the specified output data port bit.

uint16_t GPIO_ReadOutputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO output data port.

void GPIO_SetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Sets the selected data port bits.

void GPIO_ResetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Clears the selected data port bits.

• void GPIO_WriteBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO_Write (GPIO_TypeDef *GPIOx, uint16_t PortVal)

Writes data to the specified GPIO data port.

• void GPIO_ToggleBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Toggles the specified GPIO pins..

4.1.3.5.3.1 Detailed Description

GPIO Read and Write.

GPIO Read and Write

4.1.3.5.3.2 Function Documentation

GPIO ReadInputData()

Reads the specified GPIO input data port.

Parameters

GPIO x	where x can be (AI) to select the GPIO peripheral.
---------------	--

Return values

GPIO	input data port value.
------	------------------------

GPIO_ReadInputDataBit()

Reads the specified input port pin.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).

Return values

GPIO_ReadOutputData()

```
uint16_t GPIO_ReadOutputData ( {\tt GPIO\_TypeDef} \ * \ {\tt GPIOx} \ )
```

Reads the specified GPIO output data port.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
-------	--

Return values

```
GPIO output data port value.
```

GPIO_ReadOutputDataBit()

Reads the specified output data port bit.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to read. This parameter can be GPIO_Pin_x where x can be (015).

Return values

The output port pin value.

GPIO_ResetBits()

Clears the selected data port bits.

Note

This functions uses GPIOx_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).

Return values

None

GPIO_SetBits()

Sets the selected data port bits.

Note

This functions uses GPIOx_BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
	specifies the port bits to be written. This parameter can be any combination of GPIO_Pin_x where x can be (015).

Return values

None

GPIO_ToggleBits()

Toggles the specified GPIO pins..

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	Specifies the pins to be toggled.

Return values

None

GPIO_Write()

Writes data to the specified GPIO data port.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
PortVal	specifies the value to be written to the port output data register.

Return values

None

GPIO_WriteBit()

Sets or clears the selected data port bit.

Parameters

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_Pin	specifies the port bit to be written. This parameter can be one of GPIO_Pin_x where x can be (015).
BitVal	specifies the value to be written to the selected bit. This parameter can be one of the BitAction enum values:
	Bit_RESET: to clear the port pin
	Bit_SET: to set the port pin

Return values

None

4.1.3.5.4 GPIO Alternate functions configuration function

GPIO Alternate functions configuration function.

Functions

• void GPIO_PinAFConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)

Changes the mapping of the specified pin.

4.1.3.5.4.1 Detailed Description

GPIO Alternate functions configuration function.

```
GPIO Alternate functions configuration function
```

4.1.3.5.4.2 Function Documentation

GPIO_PinAFConfig()

Changes the mapping of the specified pin.

GPIOx	where x can be (AI) to select the GPIO peripheral.
GPIO_PinSource	specifies the pin for the Alternate function. This parameter can be GPIO_PinSourcex where x can be (015).

Parameters

GPIO AFSelection

selects the pin to used as Alternate function. This parameter can be one of the following values:

- GPIO AF RTC 50Hz: Connect RTC 50Hz pin to AF0 (default after reset)
- GPIO_AF_MCO: Connect MCO pin (MCO1 and MCO2) to AF0 (default after reset)
- GPIO_AF_TAMPER: Connect TAMPER pins (TAMPER_1 and TAMPER_2) to AF0 (default after reset)
- GPIO_AF_SWJ: Connect SWJ pins (SWD and JTAG)to AF0 (default after reset)
- · GPIO AF TRACE: Connect TRACE pins to AF0 (default after reset)
- · GPIO AF TIM1: Connect TIM1 pins to AF1
- GPIO AF TIM2: Connect TIM2 pins to AF1
- GPIO_AF_TIM3: Connect TIM3 pins to AF2
- GPIO_AF_TIM4: Connect TIM4 pins to AF2
- GPIO_AF_TIM5: Connect TIM5 pins to AF2
- GPIO_AF_TIM8: Connect TIM8 pins to AF3
- GPIO AF TIM9: Connect TIM9 pins to AF3
- GPIO AF TIM10: Connect TIM10 pins to AF3
- GPIO_AF_TIM11: Connect TIM11 pins to AF3
- GPIO AF I2C1: Connect I2C1 pins to AF4
- GPIO_AF_I2C2: Connect I2C2 pins to AF4
- · GPIO AF I2C3: Connect I2C3 pins to AF4
- GPIO AF SPI1: Connect SPI1 pins to AF5
- GPIO_AF_SPI2: Connect SPI2/I2S2 pins to AF5
- GPIO_AF_SPI3: Connect SPI3/I2S3 pins to AF6
- · GPIO_AF_I2S3ext: Connect I2S3ext pins to AF7
- GPIO AF USART1: Connect USART1 pins to AF7
- GPIO_AF_USART2: Connect USART2 pins to AF7
- GPIO_AF_USART3: Connect USART3 pins to AF7
- GPIO_AF_UART4: Connect UART4 pins to AF8
- GPIO_AF_UART5: Connect UART5 pins to AF8
- GPIO_AF_USART6: Connect USART6 pins to AF8
- GPIO_AF_CAN1: Connect CAN1 pins to AF9
- GPIO_AF_CAN2: Connect CAN2 pins to AF9
- GPIO_AF_TIM12: Connect TIM12 pins to AF9
- GPIO_AF_TIM13: Connect TIM13 pins to AF9
- GPIO_AF_TIM14: Connect TIM14 pins to AF9
- GPIO_AF_OTG_FS: Connect OTG_FS pins to AF10

Generated by Doxygen

- GPIO_AF_OTG_HS: Connect OTG_HS pins to AF10
- GPIO_AF_ETH: Connect ETHERNET pins to AF11
- GPIO AF FSMC: Connect FSMC pins to AF12

Parameters

Return values

None

4.1.3.6 GPIO_Exported_Constants

Modules

- GPIO_pins_define
- · GPIO Pin sources
- GPIO_Alternat_function_selection_define
- GPIO Legacy

4.1.3.6.1 Detailed Description

4.1.3.6.2 GPIO_pins_define

Macros

```
    #define GPIO Pin 0 ((uint16 t)0x0001) /* Pin 0 selected */

    #define GPIO_Pin_1 ((uint16_t)0x0002) /* Pin 1 selected */

 #define GPIO Pin 2 ((uint16 t)0x0004) /* Pin 2 selected */

    #define GPIO_Pin_3 ((uint16_t)0x0008) /* Pin 3 selected */

    #define GPIO_Pin_4 ((uint16_t)0x0010) /* Pin 4 selected */

    #define GPIO_Pin_5 ((uint16_t)0x0020) /* Pin 5 selected */

    #define GPIO Pin 6 ((uint16 t)0x0040) /* Pin 6 selected */

    #define GPIO_Pin_7 ((uint16_t)0x0080) /* Pin 7 selected */

    #define GPIO Pin 8 ((uint16 t)0x0100) /* Pin 8 selected */

    #define GPIO_Pin_9 ((uint16_t)0x0200) /* Pin 9 selected */

• #define GPIO_Pin_10 ((uint16_t)0x0400) /* Pin 10 selected */
• #define GPIO_Pin_11 ((uint16_t)0x0800) /* Pin 11 selected */

    #define GPIO_Pin_12 ((uint16_t)0x1000) /* Pin 12 selected */

    #define GPIO_Pin_13 ((uint16_t)0x2000) /* Pin 13 selected */

    #define GPIO_Pin_14 ((uint16_t)0x4000) /* Pin 14 selected */

    #define GPIO_Pin_15 ((uint16_t)0x8000) /* Pin 15 selected */

    #define GPIO_Pin_All ((uint16_t)0xFFFF) /* All pins selected */

    #define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00))

• #define IS_GET_GPIO_PIN(PIN)
```

4.1.3.6.2.1 Detailed Description

4.1.3.6.2.2 Macro Definition Documentation

GPIO_Pin_0

```
#define GPIO_Pin_0 ((uint16_t)0x0001) /* Pin 0 selected */
```

```
GPIO_Pin_1
\#define GPIO_Pin_1 ((uint16_t)0x0002) /* Pin 1 selected */
GPIO_Pin_10
#define GPIO_Pin_10 ((uint16_t)0x0400) /* Pin 10 selected */
GPIO_Pin_11
#define GPIO_Pin_11 ((uint16_t)0x0800) /* Pin 11 selected */
GPIO_Pin_12
#define GPIO_Pin_12 ((uint16_t)0x1000) /* Pin 12 selected */
GPIO_Pin_13
\#define\ GPIO\_Pin\_13\ ((uint16\_t)0x2000)\ /*\ Pin\ 13\ selected\ */
GPIO Pin 14
#define GPIO_Pin_14 ((uint16_t)0x4000) /* Pin 14 selected */
GPIO_Pin_15
#define GPIO_Pin_15 ((uint16_t)0x8000) /* Pin 15 selected */
GPIO_Pin_2
\#define GPIO\_Pin\_2 ((uint16\_t)0x0004) /* Pin 2 selected */
GPIO_Pin_3
#define GPIO_Pin_3 ((uint16_t)0x0008) /* Pin 3 selected */
GPIO_Pin_4
```

 $\#define GPIO_Pin_4 ((uint16_t)0x0010) /* Pin 4 selected */$

```
GPIO_Pin_5
```

```
\#define GPIO\_Pin\_5 ((uint16\_t)0x0020) /* Pin 5 selected */
GPIO_Pin_6
\#define GPIO_Pin_6 ((uint16_t)0x0040) /* Pin 6 selected */
GPIO Pin 7
#define GPIO_Pin_7 ((uint16_t)0x0080) /* Pin 7 selected */
GPIO_Pin_8
\#define GPIO_Pin_8 ((uint16_t)0x0100) /* Pin 8 selected */
GPIO_Pin_9
\#define GPIO\_Pin\_9 ((uint16\_t)0x0200) /* Pin 9 selected */
GPIO Pin All
#define GPIO_Pin_All ((uint16_t)0xFFFF) /* All pins selected */
IS_GET_GPIO_PIN
#define IS_GET_GPIO_PIN(
                     PIN )
Value:
                                         (((PIN) == GPIO_Pin_0) || \
((PIN) == GPIO_Pin_1) || \
((PIN) == GPIO_Pin_2) || \
                                         ((PIN) == GPIO_Pin_3) || \
((PIN) == GPIO_Pin_4) || \
                                         ((PIN) == GPIO_Pin_5) || \
((PIN) == GPIO_Pin_6) || \
((PIN) == GPIO_Pin_7) || \
                                         ((PIN) == GPIO_Pin_8) || \
((PIN) == GPIO_Pin_9) || \
                                         ((PIN) == GPIO_Pin_10) || \
((PIN) == GPIO_Pin_11) || \
                                         ((PIN) == GPIO_Pin_11) || \
((PIN) == GPIO_Pin_12) || \
((PIN) == GPIO_Pin_13) || \
((PIN) == GPIO_Pin_14) || \
((PIN) == GPIO_Pin_15))
```

IS_GPIO_PIN

```
#define IS_GPIO_PIN( PIN \ ) \ ((((PIN) \& (uint16_t)0x00) == 0x00) \&\& ((PIN) != (uint16_t)0x00))
```

4.1.3.6.3 GPIO_Pin_sources

Macros

- #define GPIO PinSource0 ((uint8 t)0x00)
- #define GPIO_PinSource1 ((uint8_t)0x01)
- #define GPIO_PinSource2 ((uint8_t)0x02)
- #define GPIO_PinSource3 ((uint8_t)0x03)
- #define GPIO_PinSource4 ((uint8_t)0x04)
- #define GPIO_PinSource5 ((uint8_t)0x05)
- #define GPIO_PinSource6 ((uint8_t)0x06)
- #define GPIO PinSource7 ((uint8 t)0x07)
- #define GPIO PinSource8 ((uint8 t)0x08)
- #define GPIO_PinSource9 ((uint8_t)0x09)
- #define GPIO_PinSource10 ((uint8_t)0x0A)
- #define GPIO_PinSource11 ((uint8_t)0x0B)
- #define GPIO_PinSource12 ((uint8_t)0x0C)
- #define GPIO_PinSource13 ((uint8_t)0x0D)
- #define GPIO_PinSource14 ((uint8_t)0x0E)
- #define GPIO_PinSource15 ((uint8_t)0x0F)
- #define IS_GPIO_PIN_SOURCE(PINSOURCE)

4.1.3.6.3.1 Detailed Description

4.1.3.6.3.2 Macro Definition Documentation

GPIO PinSource0

```
#define GPIO_PinSource0 ((uint8_t)0x00)
```

GPIO_PinSource1

```
#define GPIO_PinSource1 ((uint8_t)0x01)
```

GPIO PinSource10

#define GPIO_PinSource10 ((uint8_t)0x0A)

GPIO_PinSource11

#define GPIO_PinSource11 ((uint8_t)0x0B)

GPIO_PinSource12

#define GPIO_PinSource12 ((uint8_t)0x0C)

GPIO_PinSource13

```
#define GPIO_PinSource13 ((uint8_t)0x0D)
```

GPIO_PinSource14

```
#define GPIO_PinSource14 ((uint8_t)0x0E)
```

GPIO_PinSource15

```
#define GPIO_PinSource15 ((uint8_t)0x0F)
```

GPIO_PinSource2

```
#define GPIO_PinSource2 ((uint8_t)0x02)
```

GPIO_PinSource3

```
#define GPIO_PinSource3 ((uint8_t)0x03)
```

GPIO_PinSource4

```
#define GPIO_PinSource4 ((uint8_t)0x04)
```

GPIO_PinSource5

```
#define GPIO_PinSource5 ((uint8_t)0x05)
```

GPIO_PinSource6

```
#define GPIO_PinSource6 ((uint8_t)0x06)
```

GPIO_PinSource7

```
#define GPIO_PinSource7 ((uint8_t)0x07)
```

GPIO_PinSource8

#define GPIO_PinSource8 ((uint8_t)0x08)

GPIO_PinSource9

```
#define GPIO_PinSource9 ((uint8_t)0x09)
```

IS_GPIO_PIN_SOURCE

Value:

```
(((PINSOURCE) == GPIO_PinSource0) || \
((PINSOURCE) == GPIO_PinSource1) || \
((PINSOURCE) == GPIO_PinSource2) || \
((PINSOURCE) == GPIO_PinSource3) || \
((PINSOURCE) == GPIO_PinSource3) || \
((PINSOURCE) == GPIO_PinSource4) || \
((PINSOURCE) == GPIO_PinSource5) || \
((PINSOURCE) == GPIO_PinSource6) || \
((PINSOURCE) == GPIO_PinSource7) || \
((PINSOURCE) == GPIO_PinSource7) || \
((PINSOURCE) == GPIO_PinSource8) || \
((PINSOURCE) == GPIO_PinSource9) || \
((PINSOURCE) == GPIO_PinSource10) || \
((PINSOURCE) == GPIO_PinSource11) || \
((PINSOURCE) == GPIO_PinSource12) || \
((PINSOURCE) == GPIO_PinSource13) || \
((PINSOURCE) == GPIO_PinSource14) || \
((PINSOURCE) == GPIO_PinSource14) || \
((PINSOURCE) == GPIO_PinSource15))
```

4.1.3.6.4 GPIO Alternat function selection define

Macros

- #define GPIO_AF_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */
 AF 0 selection
- #define GPIO_AF_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */
- #define GPIO_AF_TAMPER ((uint8_t)0x00) /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
- #define GPIO AF SWJ ((uint8 t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */
- #define GPIO AF TRACE ((uint8 t)0x00) /* TRACE Alternate Function mapping */
- #define GPIO_AF_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */

AF 1 selection

- #define GPIO_AF_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */
- #define GPIO_AF_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */

AF 2 selection

- #define GPIO_AF_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */
- #define GPIO_AF_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */
- #define GPIO_AF_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */

AF 3 selection

- #define GPIO_AF_TIM9 ((uint8_t)0x03) /* TIM9 Alternate Function mapping */
- #define GPIO_AF_TIM10 ((uint8_t)0x03) /* TIM10 Alternate Function mapping */
- #define GPIO_AF_TIM11 ((uint8_t)0x03) /* TIM11 Alternate Function mapping */
- #define GPIO_AF_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */

AF 4 selection

• #define GPIO_AF_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */

```
    #define GPIO_AF_I2C3 ((uint8_t)0x04) /* I2C3 Alternate Function mapping */

    #define GPIO AF SPI1 ((uint8 t)0x05) /* SPI1 Alternate Function mapping */

         AF 5 selection

    #define GPIO AF SPI2 ((uint8 t)0x05) /* SPI2/I2S2 Alternate Function mapping */

    #define GPIO AF SPI3 ((uint8 t)0x06) /* SPI3/I2S3 Alternate Function mapping */

         AF 6 selection

    #define GPIO_AF_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */

    • #define GPIO_AF_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */

    #define GPIO AF USART3 ((uint8 t)0x07) /* USART3 Alternate Function mapping */

    • #define GPIO_AF_I2S3ext ((uint8_t)0x07) /* I2S3ext Alternate Function mapping */

    #define GPIO_AF_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */

         AF 8 selection

    #define GPIO AF UART5 ((uint8 t)0x08) /* UART5 Alternate Function mapping */

    #define GPIO AF USART6 ((uint8 t)0x08) /* USART6 Alternate Function mapping */

    • #define GPIO_AF_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */
         AF 9 selection.
    • #define GPIO AF CAN2 ((uint8 t)0x09) /* CAN2 Alternate Function mapping */
    • #define GPIO AF TIM12 ((uint8 t)0x09) /* TIM12 Alternate Function mapping */
    • #define GPIO AF TIM13 ((uint8 t)0x09) /* TIM13 Alternate Function mapping */

    #define GPIO_AF_TIM14 ((uint8_t)0x09) /* TIM14 Alternate Function mapping */

    #define GPIO AF OTG FS ((uint8 t)0xA) /* OTG FS Alternate Function mapping */

         AF 10 selection
    • #define GPIO AF OTG HS ((uint8 t)0xA) /* OTG HS Alternate Function mapping */
    • #define GPIO AF ETH ((uint8 t)0x0B) /* ETHERNET Alternate Function mapping */
         AF 11 selection

    #define GPIO_AF_FSMC ((uint8_t)0xC) /* FSMC Alternate Function mapping */

         AF 12 selection
    • #define GPIO AF OTG HS FS ((uint8 t)0xC) /* OTG HS configured in FS, Alternate Function mapping */

    #define GPIO AF SDIO ((uint8 t)0xC) /* SDIO Alternate Function mapping */

    #define GPIO AF DCMI ((uint8 t)0x0D) /* DCMI Alternate Function mapping */

         AF 13 selection

    #define GPIO AF EVENTOUT ((uint8 t)0x0F) /* EVENTOUT Alternate Function mapping */

         AF 15 selection
    • #define IS GPIO AF(AF)
4.1.3.6.4.1 Detailed Description
4.1.3.6.4.2 Macro Definition Documentation
GPIO AF CAN1
```

AF 9 selection.

#define GPIO_AF_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */

GPIO_AF_CAN2

#define GPIO_AF_CAN2 ((uint8_t)0x09) /* CAN2 Alternate Function mapping */

GPIO_AF_DCMI

#define GPIO_AF_DCMI ((uint8_t)0x0D) /* DCMI Alternate Function mapping */

AF 13 selection

GPIO_AF_ETH

 $\#define\ GPIO_AF_ETH\ ((uint8_t)0x0B)\ /*\ ETHERNET\ Alternate\ Function\ mapping\ */$

AF 11 selection

GPIO_AF_EVENTOUT

#define GPIO_AF_EVENTOUT ((uint8_t)0x0F) /* EVENTOUT Alternate Function mapping */

AF 15 selection

GPIO_AF_FSMC

#define GPIO_AF_FSMC ((uint8_t)0xC) /* FSMC Alternate Function mapping */

AF 12 selection

GPIO AF I2C1

#define GPIO_AF_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */

AF 4 selection

GPIO_AF_I2C2

#define GPIO_AF_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */

GPIO_AF_I2C3

 $\#define\ GPIO_AF_I2C3\ ((uint8_t)0x04)\ /*\ I2C3\ Alternate\ Function\ mapping\ */$

GPIO_AF_I2S3ext

```
\#define\ GPIO\_AF\_I2S3ext\ ((uint8\_t)0x07)\ /*\ I2S3ext\ Alternate\ Function\ mapping\ */
```

GPIO_AF_MCO

```
#define GPIO_AF_MCO ((uint8_t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */
```

GPIO_AF_OTG_FS

```
#define GPIO_AF_OTG_FS ((uint8_t)0xA) /* OTG_FS Alternate Function mapping */
```

AF 10 selection

GPIO_AF_OTG_HS

```
#define GPIO_AF_OTG_HS ((uint8_t)0xA) /* OTG_HS Alternate Function mapping */
```

GPIO_AF_OTG_HS_FS

#define GPIO_AF_OTG_HS_FS ((uint8_t)0xC) /* OTG HS configured in FS, Alternate Function mapping
*/

GPIO_AF_RTC_50Hz

```
\#define GPIO_AF_RTC_50Hz ((uint8_t)0x00) /* RTC_50Hz Alternate Function mapping */
```

AF 0 selection

GPIO_AF_SDIO

```
\#define GPIO_AF_SDIO ((uint8_t)0xC) /* SDIO Alternate Function mapping */
```

GPIO_AF_SPI1

```
#define GPIO_AF_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */
```

AF 5 selection

GPIO_AF_SPI2

#define GPIO_AF_SPI2 ((uint8_t)0x05) /* SPI2/I2S2 Alternate Function mapping */

GPIO_AF_SPI3

#define GPIO_AF_SPI3 ((uint8_t)0x06) /* SPI3/I2S3 Alternate Function mapping */

AF 6 selection

GPIO_AF_SWJ

#define GPIO_AF_SWJ ((uint8_t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */

GPIO_AF_TAMPER

#define GPIO_AF_TAMPER ((uint8_t)0x00) /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */

GPIO_AF_TIM1

#define GPIO_AF_TIM1 ((uint8_t)0x01) /* TIM1 Alternate Function mapping */

AF 1 selection

GPIO AF TIM10

GPIO_AF_TIM11

#define GPIO_AF_TIM11 ((uint8_t)0x03) /* TIM11 Alternate Function mapping */

GPIO AF TIM12

#define GPIO_AF_TIM12 ((uint8_t)0x09) /* TIM12 Alternate Function mapping */

GPIO_AF_TIM13

 $\#define\ GPIO_AF_TIM13\ ((uint8_t)0x09)\ /*\ TIM13\ Alternate\ Function\ mapping\ */$

GPIO_AF_TIM14

```
\#define\ GPIO\_AF\_TIM14\ ((uint8\_t)0x09)\ /*\ TIM14\ Alternate\ Function\ mapping\ */
```

GPIO_AF_TIM2

```
#define GPIO_AF_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */
```

GPIO AF TIM3

```
#define GPIO_AF_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */
```

AF 2 selection

GPIO_AF_TIM4

```
\#define GPIO_AF_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */
```

GPIO AF TIM5

```
\#define GPIO_AF_TIM5 ((uint8_t)0x02) /* TIM5 Alternate Function mapping */
```

GPIO_AF_TIM8

```
\texttt{\#define GPIO\_AF\_TIM8 ((uint8\_t)0x03)} \ /* \ \texttt{TIM8 Alternate Function mapping */}
```

AF 3 selection

GPIO_AF_TIM9

```
\#define GPIO_AF_TIM9 ((uint8_t)0x03) /* TIM9 Alternate Function mapping */
```

GPIO_AF_TRACE

```
#define GPIO_AF_TRACE ((uint8_t)0x00) /* TRACE Alternate Function mapping */
```

GPIO_AF_UART4

```
\#define GPIO_AF_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */
```

AF 8 selection

GPIO_AF_UART5

```
\#define\ GPIO\_AF\_UART5\ ((uint8\_t)0x08)\ /*\ UART5\ Alternate\ Function\ mapping\ */
```

GPIO_AF_USART1

```
\#define GPIO_AF_USART1 ((uint8_t)0x07) /* USART1 Alternate Function mapping */
```

AF 7 selection

GPIO_AF_USART2

```
#define GPIO_AF_USART2 ((uint8_t)0x07) /* USART2 Alternate Function mapping */
```

GPIO_AF_USART3

```
#define GPIO_AF_USART3 ((uint8_t)0x07) /* USART3 Alternate Function mapping */
```

GPIO_AF_USART6

```
#define GPIO_AF_USART6 ((uint8_t)0x08) /* USART6 Alternate Function mapping */
```

IS GPIO AF

```
#define IS_GPIO_AF( AF )
```

Value:

```
(((AF) == GPIO\_AF\_RTC\_50Hz) || ((AF) == GPIO\_AF\_TIM14) || 
((AF) == GPIO_AF_MCO)
((AF) == GPIO_AF_SWJ)
                              || ((AF) == GPIO_AF_TAMPER) ||
                              || ((AF) == GPIO_AF_TRACE) || \
((AF) == GPIO\_AF\_TIM1)
                              || ((AF) == GPIO_AF_TIM2)
((AF) == GPIO\_AF\_TIM3)
                              || ((AF) == GPIO_AF_TIM4)
                              || ((AF) == GPIO_AF_TIM8)
((AF) == GPIO_AF_TIM5)
((AF) == GPIO_AF_I2C1)
((AF) == GPIO_AF_I2C3)
                              || ((AF) == GPIO_AF_I2C2)
                              || ((AF) == GPIO_AF_SPI1)
((AF) == GPIO\_AF\_SPI2)
                              | | ((AF) == GPIO\_AF\_TIM13)
((AF) == GPIO\_AF\_SPI3)
                                  ((AF) == GPIO\_AF\_TIM14)
                              || ((AF) == GPIO_AF_USART2) ||
((AF) == GPIO_AF_USART1)
                              || ((AF) == GPIO_AF_UART4)
|| ((AF) == GPIO_AF_USART6)
((AF) == GPIO_AF_USART3)
((AF) == GPIO_AF_UART5)
((AF) == GPIO_AF_CAN1)
                              | | ((AF) == GPIO\_AF\_CAN2)
((AF) == GPIO_AF_OTG_FS)
                              || ((AF) == GPIO_AF_OTG_HS) ||
((AF) == GPIO_AF_ETH)
                                  ((AF) == GPIO_AF_FSMC)
((AF) == GPIO_AF_OTG_HS_FS) ||
                                  ((AF) == GPIO\_AF\_SDIO)
                              || ((AF) == GPIO_AF_EVENTOUT))
((AF) == GPIO_AF_DCMI)
```

4.1.3.6.5 **GPIO_Legacy**

Macros

- #define GPIO_Mode_AIN GPIO_Mode_AN
- #define GPIO_AF_OTG1_FS GPIO_AF_OTG_FS
- #define GPIO_AF_OTG2_HS GPIO_AF_OTG_HS
- #define GPIO_AF_OTG2_FS GPIO_AF_OTG_HS_FS

4.1.3.6.5.1 Detailed Description

4.1.3.6.5.2 Macro Definition Documentation

GPIO_AF_OTG1_FS

#define GPIO_AF_OTG1_FS GPIO_AF_OTG_FS

GPIO_AF_OTG2_FS

#define GPIO_AF_OTG2_FS GPIO_AF_OTG_HS_FS

GPIO_AF_OTG2_HS

#define GPIO_AF_OTG2_HS GPIO_AF_OTG_HS

GPIO_Mode_AIN

#define GPIO_Mode_AIN GPIO_Mode_AN

4.1.4 I2C

I2C driver modules.

Modules

- I2C_Private_Functions
- I2C_Exported_Constants

Data Structures

struct I2C_InitTypeDef

I2C Init structure definition

Macros

- #define CR1_CLEAR_MASK ((uint16_t)0xFBF5) /*<! I2C registers Masks */
- #define FLAG_MASK ((uint32_t)0x00FFFFFF) /*<! I2C FLAG mask */
- #define ITEN_MASK ((uint32_t)0x07000000) /*<! I2C Interrupt Enable mask */

Functions

void I2C_DeInit (I2C_TypeDef *I2Cx)

Deinitialize the I2Cx peripheral registers to their default reset values.

void I2C_Init (I2C_TypeDef *I2Cx, I2C_InitTypeDef *I2C_InitStruct)

Initializes the I2Cx peripheral according to the specified parameters in the I2C_InitStruct.

void I2C_StructInit (I2C_InitTypeDef *I2C_InitStruct)

Fills each I2C InitStruct member with its default value.

void I2C Cmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C peripheral.

void I2C_GenerateSTART (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication START condition.

void I2C_GenerateSTOP (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication STOP condition.

• void I2C_Send7bitAddress (I2C_TypeDef *I2Cx, uint8_t Address, uint8_t I2C_Direction)

Transmits the address byte to select the slave device.

void I2C_AcknowledgeConfig (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C acknowledge feature.

void I2C_OwnAddress2Config (I2C_TypeDef *I2Cx, uint8_t Address)

Configures the specified I2C own address2.

void I2C_DualAddressCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C dual addressing mode.

• void I2C_GeneralCallCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C general call feature.

void I2C_SoftwareResetCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C software reset.

void I2C_StretchClockCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C Clock stretching.

void I2C_FastModeDutyCycleConfig (I2C_TypeDef *I2Cx, uint16_t I2C_DutyCycle)

Selects the specified I2C fast mode duty cycle.

void I2C NACKPositionConfig (I2C TypeDef *I2Cx, uint16 t I2C NACKPosition)

Selects the specified I2C NACK position in master receiver mode.

void I2C_SMBusAlertConfig (I2C_TypeDef *I2Cx, uint16_t I2C_SMBusAlert)

Drives the SMBusAlert pin high or low for the specified I2C.

void I2C ARPCmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C ARP.

• void I2C_SendData (I2C_TypeDef *I2Cx, uint8_t Data)

Sends a data byte through the I2Cx peripheral.

uint8_t I2C_ReceiveData (I2C_TypeDef *I2Cx)

Returns the most recent received data by the I2Cx peripheral.

• void I2C TransmitPEC (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C PEC transfer.

void I2C_PECPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_PECPosition)

Selects the specified I2C PEC position.

void I2C CalculatePEC (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the PEC value calculation of the transferred bytes.

• uint8 t I2C GetPEC (I2C TypeDef *I2Cx)

Returns the PEC value for the specified I2C.

void I2C DMACmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C DMA requests.

• void I2C_DMALastTransferCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Specifies that the next DMA transfer is the last one.

uint16_t I2C_ReadRegister (I2C_TypeDef *I2Cx, uint8_t I2C_Register)

Reads the specified I2C register and returns its value.

• void I2C_ITConfig (I2C_TypeDef *I2Cx, uint16_t I2C_IT, FunctionalState NewState)

Enables or disables the specified I2C interrupts.

ErrorStatus I2C_CheckEvent (I2C_TypeDef *I2Cx, uint32_t I2C_EVENT)

Checks whether the last I2Cx Event is equal to the one passed as parameter.

uint32 t I2C GetLastEvent (I2C TypeDef *I2Cx)

Returns the last I2Cx Event.

• FlagStatus I2C_GetFlagStatus (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Checks whether the specified I2C flag is set or not.

void I2C_ClearFlag (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Clears the I2Cx's pending flags.

• ITStatus I2C_GetITStatus (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Checks whether the specified I2C interrupt has occurred or not.

void I2C_ClearITPendingBit (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Clears the I2Cx's interrupt pending bits.

4.1.4.1 Detailed Description

I2C driver modules.

4.1.4.2 Macro Definition Documentation

4.1.4.2.1 CR1_CLEAR_MASK

```
#define CR1_CLEAR_MASK ((uint16_t)0xFBF5) /*<! I2C registers Masks */</pre>
```

4.1.4.2.2 FLAG_MASK

```
\#define\ FLAG\_MASK\ ((uint32\_t)0x00FFFFFF)\ /*<! I2C FLAG mask */
```

4.1.4.2.3 ITEN_MASK

```
\#define ITEN_MASK ((uint32_t)0x07000000) /*<! I2C Interrupt Enable mask */
```

4.1.4.3 Function Documentation

4.1.4.3.1 I2C_AcknowledgeConfig()

Enables or disables the specified I2C acknowledge feature.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C Acknowledgement. This parameter can be: ENABLE or DISABLE.

Return values

None.

4.1.4.3.2 I2C_ARPCmd()

```
void I2C_ARPCmd (  \label{eq:I2C_TypeDef} {\tt I2C_TypeDef} * {\tt I2Cx},   {\tt FunctionalState} \; {\tt NewState} \; )
```

Enables or disables the specified I2C ARP.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2Cx ARP. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.3.3 I2C_CalculatePEC()

```
void I2C_CalculatePEC (  \label{eq:I2C_TypeDef} {\tt I2C_TypeDef} * {\tt I2Cx},  FunctionalState {\tt NewState} )
```

Enables or disables the PEC value calculation of the transferred bytes.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
NewState	new state of the I2Cx PEC value calculation. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.4.3.4 I2C_CheckEvent()

 ${\tt ErrorStatus~I2C_CheckEvent~(}$

```
I2C_TypeDef * I2Cx,
uint32_t I2C_EVENT )
```

Checks whether the last I2Cx Event is equal to the one passed as parameter.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_EVENT	specifies the event to be checked. This parameter can be one of the following values:
	• I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED: EV1
	• I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED: EV1
	• I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED: EV1
	• I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED: EV1
	• I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED: EV1
	I2C_EVENT_SLAVE_BYTE_RECEIVED: EV2
	• (I2C_EVENT_SLAVE_BYTE_RECEIVED I2C_FLAG_DUALF): EV2
	• (I2C_EVENT_SLAVE_BYTE_RECEIVED I2C_FLAG_GENCALL): EV2
	• I2C_EVENT_SLAVE_BYTE_TRANSMITTED: EV3
	 (I2C_EVENT_SLAVE_BYTE_TRANSMITTED I2C_FLAG_DUALF): EV3
	• (I2C_EVENT_SLAVE_BYTE_TRANSMITTED I2C_FLAG_GENCALL): EV3
	• I2C_EVENT_SLAVE_ACK_FAILURE: EV3_2
	I2C_EVENT_SLAVE_STOP_DETECTED: EV4
	• I2C_EVENT_MASTER_MODE_SELECT: EV5
	12C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED: EV6
	I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED: EV6
	• I2C_EVENT_MASTER_BYTE_RECEIVED: EV7
	 I2C_EVENT_MASTER_BYTE_TRANSMITTING: EV8
	• I2C_EVENT_MASTER_BYTE_TRANSMITTED: EV8_2
	I2C_EVENT_MASTER_MODE_ADDRESS10: EV9

Note

For detailed description of Events, please refer to section I2C_Events in stm32f4xx_i2c.h file.

Return values

An ErrorStatus enumeration value:

• SUCCESS: Last event is equal to the I2C_EVENT

• ERROR: Last event is different from the I2C_EVENT

4.1.4.3.5 I2C_ClearFlag()

Clears the I2Cx's pending flags.

Parameters

where x can be 1, 2 or 3 to select the I2C peripheral.
specifies the flag to clear. This parameter can be any combination of the following values:
I2C_FLAG_SMBALERT: SMBus Alert flag
 I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
I2C_FLAG_PECERR: PEC error in reception flag
• I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
I2C_FLAG_AF: Acknowledge failure flag
• I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
I2C_FLAG_BERR: Bus error flag

Note

STOPF (STOP detection) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).

ADD10 (10-bit header sent) is cleared by software sequence: a read operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the second byte of the address in DR register.

BTF (Byte Transfer Finished) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a read/write to I2C_DR register (I2C_SendData()).

ADDR (Address sent) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to I2C_SR2 register ((void)(I2Cx->SR2)).

SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR register (I2C_SendData()).

Return values

None

4.1.4.3.6 I2C_ClearITPendingBit()

Clears the I2Cx's interrupt pending bits.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
<i>12C</i> ←	specifies the interrupt pending bit to clear. This parameter can be any combination of the following
_IT	values:
	I2C_IT_SMBALERT: SMBus Alert interrupt
	I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
	I2C_IT_PECERR: PEC error in reception interrupt
	I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
	I2C_IT_AF: Acknowledge failure interrupt
	I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
	I2C_IT_BERR: Bus error interrupt

Note

STOPF (STOP detection) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).

ADD10 (10-bit header sent) is cleared by software sequence: a read operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second byte of the address in I2C_DR register.

BTF (Byte Transfer Finished) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetITStatus()) followed by a read/write to I2C_DR register (I2C_SendData()).

ADDR (Address sent) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to I2C_SR2 register ((void)(I2Cx->SR2)).

SB (Start Bit) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to I2C_DR register (I2C_SendData()).

Return values

None

4.1.4.3.7 I2C_Cmd()

Enables or disables the specified I2C peripheral.

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
NewState	new state of the I2Cx peripheral. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.4.3.8 I2C_DeInit()

Deinitialize the I2Cx peripheral registers to their default reset values.

Parameters

I2Cx where x can be 1, 2 or 3 to select the I2C peripheral.

Return values

None

4.1.4.3.9 I2C_DMACmd()

```
void I2C_DMACmd ( \label{eq:condition} {\tt I2C\_TypeDef} \ * \ {\tt I2Cx}, {\tt FunctionalState} \ {\tt NewState} \ )
```

Enables or disables the specified I2C DMA requests.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C DMA transfer. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.3.10 I2C_DMALastTransferCmd()

Specifies that the next DMA transfer is the last one.

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C DMA last transfer. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.3.11 I2C_DualAddressCmd()

```
void I2C_DualAddressCmd (  \label{eq:I2C_TypeDef} \ * \ I2Cx,  FunctionalState NewState )
```

Enables or disables the specified I2C dual addressing mode.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C dual addressing mode. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.3.12 I2C_FastModeDutyCycleConfig()

Selects the specified I2C fast mode duty cycle.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_DutyCycle	specifies the fast mode duty cycle. This parameter can be one of the following values:
	• I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
	 I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9

Return values

None

4.1.4.3.13 I2C_GeneralCallCmd()

```
void I2C_GeneralCallCmd ( \label{eq:I2C_TypeDef} {\tt I2Cx}, {\tt FunctionalState} \ {\tt NewState} \ )
```

Enables or disables the specified I2C general call feature.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
NewState	new state of the I2C General call. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.4.3.14 I2C_GenerateSTART()

```
void I2C_GenerateSTART (  \label{eq:I2C_TypeDef} {\tt I2Cx,}  FunctionalState {\tt NewState} )
```

Generates I2Cx communication START condition.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
NewState	new state of the I2C START condition generation. This parameter can be: ENABLE or DISABLE.	

Return values

None.

4.1.4.3.15 I2C_GenerateSTOP()

```
void I2C_GenerateSTOP (  \label{eq:I2C_TypeDef} {\tt I2C_TypeDef} * {\tt I2Cx},  FunctionalState {\tt NewState} )
```

Generates I2Cx communication STOP condition.

Parameters

ſ	I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
ſ	NewState	new state of the I2C STOP condition generation. This parameter can be: ENABLE or DISABLE.	

Return values

None.

4.1.4.3.16 I2C_GetFlagStatus()

Checks whether the specified I2C flag is set or not.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_FLAG	specifies the flag to check. This parameter can be one of the following values:
	I2C_FLAG_DUALF: Dual flag (Slave mode)
	I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
	I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
	I2C_FLAG_GENCALL: General call header flag (Slave mode)
	I2C_FLAG_TRA: Transmitter/Receiver flag
	I2C_FLAG_BUSY: Bus busy flag
	I2C_FLAG_MSL: Master/Slave flag
	I2C_FLAG_SMBALERT: SMBus Alert flag
	I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
	I2C_FLAG_PECERR: PEC error in reception flag
	I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
	I2C_FLAG_AF: Acknowledge failure flag
	I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
	I2C_FLAG_BERR: Bus error flag
	I2C_FLAG_TXE: Data register empty flag (Transmitter)
	I2C_FLAG_RXNE: Data register not empty (Receiver) flag
	I2C_FLAG_STOPF: Stop detection flag (Slave mode)
	I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
	I2C_FLAG_BTF: Byte transfer finished flag
	 I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL" Address matched flag (Slave mode) "ENDAD"
	I2C_FLAG_SB: Start bit flag (Master mode)

Return values

The	new state of I2C_FLAG (SET or RESET).	

4.1.4.3.17 I2C_GetITStatus()

Checks whether the specified I2C interrupt has occurred or not.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C←	specifies the interrupt source to check. This parameter can be one of the following values:
_IT	I2C_IT_SMBALERT: SMBus Alert flag
	I2C_IT_TIMEOUT: Timeout or Tlow error flag
	I2C_IT_PECERR: PEC error in reception flag
	I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
	I2C_IT_AF: Acknowledge failure flag
	I2C_IT_ARLO: Arbitration lost flag (Master mode)
	I2C_IT_BERR: Bus error flag
	I2C_IT_TXE: Data register empty flag (Transmitter)
	I2C_IT_RXNE: Data register not empty (Receiver) flag
	I2C_IT_STOPF: Stop detection flag (Slave mode)
	I2C_IT_ADD10: 10-bit header sent flag (Master mode)
	I2C_IT_BTF: Byte transfer finished flag
	 I2C_IT_ADDR: Address sent flag (Master mode) "ADSL" Address matched flag (Slave mode) "ENDAD"
	I2C_IT_SB: Start bit flag (Master mode)

Return values

The new state of I2C_IT (SET or RESET).

4.1.4.3.18 I2C_GetLastEvent()

Returns the last I2Cx Event.

Parameters

I2Cx where x can be 1, 2 or 3 to select the I2C peripheral.

Note

For detailed description of Events, please refer to section I2C_Events in stm32f4xx_i2c.h file.

Return values

```
The last event
```

4.1.4.3.19 I2C_GetPEC()

Returns the PEC value for the specified I2C.

Parameters

	I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
--	------	--

Return values

```
The PEC value.
```

4.1.4.3.20 I2C_Init()

Initializes the I2Cx peripheral according to the specified parameters in the I2C_InitStruct.

Note

To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral input clock) must be a multiple of 10 MHz.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_InitStruct	pointer to a I2C_InitTypeDef structure that contains the configuration information for the
	specified I2C peripheral.

Return values



4.1.4.3.21 I2C_ITConfig()

Enables or disables the specified I2C interrupts.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
I2C_IT	specifies the I2C interrupts sources to be enabled or disabled. This parameter can be any combination of the following values:	
	I2C_IT_BUF: Buffer interrupt mask	
	I2C_IT_EVT: Event interrupt mask	
	I2C_IT_ERR: Error interrupt mask	
NewState	new state of the specified I2C interrupts. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.4.3.22 I2C_NACKPositionConfig()

Selects the specified I2C NACK position in master receiver mode.

Note

This function is useful in I2C Master Receiver mode when the number of data to be received is equal to 2. In this case, this function should be called (with parameter I2C_NACKPosition_Next) before data reception starts, as described in the 2-byte reception procedure recommended in Reference Manual in Section: Master receiver.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_NACKPosition	specifies the NACK position. This parameter can be one of the following values:
	I2C_NACKPosition_Next: indicates that the next byte will be the last received byte.
	I2C_NACKPosition_Current: indicates that current byte is the last received byte.

Note

This function configures the same bit (POS) as I2C_PECPositionConfig() but is intended to be used in I2C mode while I2C_PECPositionConfig() is intended to used in SMBUS mode.

Return values

None

4.1.4.3.23 I2C_OwnAddress2Config()

Configures the specified I2C own address2.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
Address	specifies the 7bit I2C own address2.

Return values

None.

4.1.4.3.24 I2C_PECPositionConfig()

Selects the specified I2C PEC position.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_PECPosition	specifies the PEC position. This parameter can be one of the following values:
	I2C_PECPosition_Next: indicates that the next byte is PEC
	 I2C_PECPosition_Current: indicates that current byte is PEC

Note

This function configures the same bit (POS) as I2C_NACKPositionConfig() but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() is intended to used in I2C mode.

Return values

None

4.1.4.3.25 I2C_ReadRegister()

Reads the specified I2C register and returns its value.

Parameters

specifies the register to read. This parameter can be one of the following values:

• I2C_Register_CR1: CR1 register.

• I2C_Register_CR2: CR2 register.

• I2C_Register_OAR1: OAR1 register.

• I2C_Register_OAR2: OAR2 register.

• I2C_Register_DR: DR register.

• I2C_Register_SR1: SR1 register.

• I2C_Register_SR2: SR2 register.

• I2C_Register_CCR: CCR register.

• I2C_Register_TRISE: TRISE register.

Return values

The value of the read register.

4.1.4.3.26 I2C_ReceiveData()

Returns the most recent received data by the I2Cx peripheral.

Parameters

I2Cx where x can be 1, 2 or 3 to select the I2C peripheral.

Return values

The value of the received data.

4.1.4.3.27 I2C_Send7bitAddress()

Transmits the address byte to select the slave device.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
Address	specifies the slave address which will be transmitted
I2C_Direction	specifies whether the I2C device will be a Transmitter or a Receiver. This parameter can be one of the following values
	I2C_Direction_Transmitter: Transmitter mode
	I2C_Direction_Receiver: Receiver mode

Return values

None.

4.1.4.3.28 I2C_SendData()

Sends a data byte through the I2Cx peripheral.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
Data	Byte to be transmitted

Return values

None

4.1.4.3.29 I2C_SMBusAlertConfig()

Drives the SMBusAlert pin high or low for the specified I2C.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_SMBusAlert	specifies SMBAlert pin level. This parameter can be one of the following values:
	I2C_SMBusAlert_Low: SMBAlert pin driven low
	I2C_SMBusAlert_High: SMBAlert pin driven high

Return values

None

4.1.4.3.30 I2C_SoftwareResetCmd()

Enables or disables the specified I2C software reset.

Note

When software reset is enabled, the I2C IOs are released (this can be useful to recover from bus errors).

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C software reset. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.3.31 I2C_StretchClockCmd()

```
void I2C_StretchClockCmd (  \label{eq:I2C_TypeDef} {\tt I2Cx,}  FunctionalState NewState )
```

Enables or disables the specified I2C Clock stretching.

Parameters

	I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
Ī	NewState	new state of the I2Cx Clock stretching. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.4.3.32 I2C_StructInit()

Fills each I2C_InitStruct member with its default value.

Parameters

Return values

None

4.1.4.3.33 I2C_TransmitPEC()

Enables or disables the specified I2C PEC transfer.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C PEC transmission. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.4 I2C_Private_Functions

Modules

· Initialization and Configuration functions

Initialization and Configuration functions.

· Data transfers functions

Data transfers functions.

• PEC management functions

PEC management functions.

· DMA transfers management functions

DMA transfers management functions.

· Interrupts events and flags management functions

Interrupts, events and flags management functions.

4.1.4.4.1 Detailed Description

4.1.4.4.2 Initialization and Configuration functions

Initialization and Configuration functions.

Functions

void I2C DeInit (I2C TypeDef *I2Cx)

Deinitialize the I2Cx peripheral registers to their default reset values.

void I2C_Init (I2C_TypeDef *I2Cx, I2C_InitTypeDef *I2C_InitStruct)

Initializes the I2Cx peripheral according to the specified parameters in the I2C_InitStruct.

void I2C_StructInit (I2C_InitTypeDef *I2C_InitStruct)

Fills each I2C_InitStruct member with its default value.

void I2C_Cmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C peripheral.

void I2C_GenerateSTART (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication START condition.

• void I2C_GenerateSTOP (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication STOP condition.

void I2C_Send7bitAddress (I2C_TypeDef *I2Cx, uint8_t Address, uint8_t I2C_Direction)

Transmits the address byte to select the slave device.

void I2C_AcknowledgeConfig (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C acknowledge feature.

void I2C_OwnAddress2Config (I2C_TypeDef *I2Cx, uint8_t Address)

Configures the specified I2C own address2.

void I2C_DualAddressCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C dual addressing mode.

void I2C_GeneralCallCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C general call feature.

void I2C SoftwareResetCmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C software reset.

void I2C_StretchClockCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C Clock stretching.

void I2C FastModeDutyCycleConfig (I2C TypeDef *I2Cx, uint16 t I2C DutyCycle)

Selects the specified I2C fast mode duty cycle.

• void I2C_NACKPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_NACKPosition)

Selects the specified I2C NACK position in master receiver mode.

void I2C SMBusAlertConfig (I2C TypeDef *I2Cx, uint16 t I2C SMBusAlert)

Drives the SMBusAlert pin high or low for the specified I2C.

void I2C_ARPCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C ARP.

4.1.4.4.2.1 Detailed Description

Initialization and Configuration functions.

```
Initialization and Configuration functions
```

4.1.4.4.2.2 Function Documentation

I2C_AcknowledgeConfig()

```
void I2C_AcknowledgeConfig (  \label{eq:I2C_TypeDef} {\tt I2Cx,}  FunctionalState NewState )
```

Enables or disables the specified I2C acknowledge feature.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	
NewState	new state of the I2C Acknowledgement. This parameter can be: ENABLE or DISABLE.	1

Return values

```
None.
```

I2C_ARPCmd()

```
void I2C_ARPCmd (  \label{eq:I2C_TypeDef} * \textit{I2Cx},  FunctionalState \textit{NewState} )
```

Enables or disables the specified I2C ARP.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2Cx ARP. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_Cmd()

```
void I2C_Cmd (
```

```
I2C_TypeDef * I2Cx,
FunctionalState NewState )
```

Enables or disables the specified I2C peripheral.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2Cx peripheral. This parameter can be: ENABLE or DISABLE.

Return values

```
None
```

I2C_DeInit()

Deinitialize the I2Cx peripheral registers to their default reset values.

Parameters

	I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	l
--	------	--	---

Return values

None

I2C_DualAddressCmd()

Enables or disables the specified I2C dual addressing mode.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C dual addressing mode. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_FastModeDutyCycleConfig()

Selects the specified I2C fast mode duty cycle.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_DutyCycle	specifies the fast mode duty cycle. This parameter can be one of the following values:
	• I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
	 I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9

Return values

None

I2C_GeneralCallCmd()

Enables or disables the specified I2C general call feature.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C General call. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_GenerateSTART()

```
void I2C_GenerateSTART (  \mbox{I2C\_TypeDef} \ * \ \mbox{I2Cx,}   \mbox{FunctionalState NewState} \ )
```

Generates I2Cx communication START condition.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C START condition generation. This parameter can be: ENABLE or DISABLE.

Return values

None.

I2C_GenerateSTOP()

```
void I2C_GenerateSTOP (  \label{eq:I2C_TypeDef} {\tt I2C_TypeDef} * {\tt I2Cx},   {\tt FunctionalState} \; {\tt NewState} \; )
```

Generates I2Cx communication STOP condition.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C STOP condition generation. This parameter can be: ENABLE or DISABLE.

Return values

None.

I2C_Init()

Initializes the I2Cx peripheral according to the specified parameters in the I2C_InitStruct.

Note

To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral input clock) must be a multiple of 10 MHz.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_InitStruct	pointer to a I2C_InitTypeDef structure that contains the configuration information for the
	specified I2C peripheral.

Return values

None

I2C_NACKPositionConfig()

Selects the specified I2C NACK position in master receiver mode.

Note

This function is useful in I2C Master Receiver mode when the number of data to be received is equal to 2. In this case, this function should be called (with parameter I2C_NACKPosition_Next) before data reception starts, as described in the 2-byte reception procedure recommended in Reference Manual in Section: Master receiver.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_NACKPosition	specifies the NACK position. This parameter can be one of the following values:
	I2C_NACKPosition_Next: indicates that the next byte will be the last received byte.
	I2C_NACKPosition_Current: indicates that current byte is the last received byte.

Note

This function configures the same bit (POS) as I2C_PECPositionConfig() but is intended to be used in I2C mode while I2C_PECPositionConfig() is intended to used in SMBUS mode.

Return values

None

I2C_OwnAddress2Config()

Configures the specified I2C own address2.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
Address	specifies the 7bit I2C own address2.

Return values

None.

I2C_Send7bitAddress()

Transmits the address byte to select the slave device.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
Address	specifies the slave address which will be transmitted
I2C_Direction	specifies whether the I2C device will be a Transmitter or a Receiver. This parameter can be one of the following values
	I2C_Direction_Transmitter: Transmitter mode
	I2C_Direction_Receiver: Receiver mode

Return values

None.

I2C_SMBusAlertConfig()

Drives the SMBusAlert pin high or low for the specified I2C.

Parameters

where x can be 1, 2 or 3 to select the I2C peripheral.
specifies SMBAlert pin level. This parameter can be one of the following values:
I2C_SMBusAlert_Low: SMBAlert pin driven low
 I2C_SMBusAlert_High: SMBAlert pin driven high

Return values

None

I2C_SoftwareResetCmd()

Enables or disables the specified I2C software reset.

Note

When software reset is enabled, the I2C IOs are released (this can be useful to recover from bus errors).

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C software reset. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_StretchClockCmd()

```
void I2C_StretchClockCmd (  \label{eq:I2C_TypeDef} {\tt I2Cx},   {\tt FunctionalState} \ {\tt NewState} \ )
```

Enables or disables the specified I2C Clock stretching.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.	Ì
NewState	new state of the I2Cx Clock stretching. This parameter can be: ENABLE or DISABLE.	

Return values

None

I2C_StructInit()

Fills each I2C_InitStruct member with its default value.

Parameters

I2C_InitStruct | pointer to an I2C_InitTypeDef structure which will be initialized.

Return values

None

4.1.4.4.3 Data transfers functions

Data transfers functions.

Functions

void I2C_SendData (I2C_TypeDef *I2Cx, uint8_t Data)

Sends a data byte through the I2Cx peripheral.

uint8_t I2C_ReceiveData (I2C_TypeDef *I2Cx)

Returns the most recent received data by the I2Cx peripheral.

4.1.4.4.3.1 Detailed Description

Data transfers functions.

Data transfers functions

4.1.4.4.3.2 Function Documentation

I2C_ReceiveData()

Returns the most recent received data by the I2Cx peripheral.

Parameters

I2Cx where x can be 1, 2 or 3 to select the I2C peripheral.

Return values

The value of the received data.

I2C_SendData()

Sends a data byte through the I2Cx peripheral.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
Data	Byte to be transmitted

Return values

None

4.1.4.4.4 PEC management functions

PEC management functions.

Functions

- void I2C_TransmitPEC (I2C_TypeDef *I2Cx, FunctionalState NewState)

 Enables or disables the specified I2C PEC transfer.
- void I2C_PECPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_PECPosition)

Selects the specified I2C PEC position.

• void I2C_CalculatePEC (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the PEC value calculation of the transferred bytes.

• uint8_t I2C_GetPEC (I2C_TypeDef *I2Cx)

Returns the PEC value for the specified I2C.

4.1.4.4.1 Detailed Description

PEC management functions.

```
PEC management functions
```

4.1.4.4.2 Function Documentation

I2C_CalculatePEC()

Enables or disables the PEC value calculation of the transferred bytes.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2Cx PEC value calculation. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_GetPEC()

Returns the PEC value for the specified I2C.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
------	--

Return values

The PEC value.

I2C_PECPositionConfig()

Selects the specified I2C PEC position.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_PECPosition	specifies the PEC position. This parameter can be one of the following values:
	I2C_PECPosition_Next: indicates that the next byte is PEC
	 I2C_PECPosition_Current: indicates that current byte is PEC

Note

This function configures the same bit (POS) as I2C_NACKPositionConfig() but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() is intended to used in I2C mode.

Return values

```
None
```

I2C_TransmitPEC()

Enables or disables the specified I2C PEC transfer.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C PEC transmission. This parameter can be: ENABLE or DISABLE.

Return values

```
None
```

4.1.4.4.5 DMA transfers management functions

DMA transfers management functions.

Functions

- void I2C_DMACmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

 Enables or disables the specified I2C DMA requests.
- void I2C_DMALastTransferCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Specifies that the next DMA transfer is the last one.

4.1.4.4.5.1 Detailed Description

DMA transfers management functions.

```
DMA transfers management functions

This section provides functions allowing to configure the I2C DMA channels requests.
```

4.1.4.4.5.2 Function Documentation

I2C_DMACmd()

Enables or disables the specified I2C DMA requests.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewState	new state of the I2C DMA transfer. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_DMALastTransferCmd()

Specifies that the next DMA transfer is the last one.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
NewSta	e new state of the I2C DMA last transfer. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.4.4.6 Interrupts events and flags management functions

Interrupts, events and flags management functions.

Functions

• uint16_t I2C_ReadRegister (I2C_TypeDef *I2Cx, uint8_t I2C_Register)

Reads the specified I2C register and returns its value.

• void I2C_ITConfig (I2C_TypeDef *I2Cx, uint16_t I2C_IT, FunctionalState NewState)

Enables or disables the specified I2C interrupts.

• ErrorStatus I2C_CheckEvent (I2C_TypeDef *I2Cx, uint32_t I2C_EVENT)

Checks whether the last I2Cx Event is equal to the one passed as parameter.

uint32_t I2C_GetLastEvent (I2C_TypeDef *I2Cx)

Returns the last I2Cx Event.

• FlagStatus I2C_GetFlagStatus (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Checks whether the specified I2C flag is set or not.

void I2C_ClearFlag (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Clears the I2Cx's pending flags.

• ITStatus I2C_GetITStatus (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Checks whether the specified I2C interrupt has occurred or not.

void I2C_ClearITPendingBit (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Clears the I2Cx's interrupt pending bits.

4.1.4.4.6.1 Detailed Description

Interrupts, events and flags management functions.

Interrupts, events and flags management functions

This section provides functions allowing to configure the I2C Interrupts sources and check or clear the flags or pending bits status.

The user should identify which mode will be used in his application to manage the communication: Polling mode, Interrupt mode or DMA mode.

I2C State Monitoring Functions

This I2C driver provides three different ways for I2C state monitoring depending on the application requirements and constraints:

1. Basic state monitoring (Using I2C_CheckEvent() function)

It compares the status registers (SR1 and SR2) content to a given event (can be the combination of one or more flags).

It returns SUCCESS if the current status includes the given flags and returns ERROR if one or more flags are missing in the current status.

- When to use
 - This function is suitable for most applications as well as for startup activity since the events are fully described in the product reference manual (RM0090).
 - It is also suitable for users who need to define their own events.
- Limitations
 - If an error occurs (ie. error flags are set besides to the monitored flags), the I2C_CheckEvent() function may return SUCCESS despite the communication hold or corrupted real state.
 In this case, it is advised to use error interrupts to monitor the error events and handle them in the interrupt IRQ handler.

@note

For error management, it is advised to use the following functions:

- I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR).
- I2Cx_ER_IRQHandler() which is called when the error interrupt occurs. Where x is the peripheral instance (I2C1, I2C2 ...)
- I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd()
 and/or I2C_GenerateStop() in order to clear the error flag and source
 and return to correct communication status.

2. Advanced state monitoring (Using the function I2C_GetLastEvent()) $\,$

Using the function I2C_GetLastEvent() which returns the image of both status registers in a single word (uint32_t) (Status Register 2 value is shifted left by 16 bits and concatenated to Status Register 1).

- When to use
 - This function is suitable for the same applications above but it allows to overcome the mentioned limitation of I2C_GetFlagStatus() function.
 - The returned value could be compared to events already defined in the library (stm32f4xx_i2c.h) or to custom values defined by user. This function is suitable when multiple flags are monitored at the same time.
 - At the opposite of I2C_CheckEvent() function, this function allows user to choose when an event is accepted (when all events flags are set and no other flags are set or just when the needed flags are set like I2C_CheckEvent() function.
- Limitations

- User may need to define his own events.
- Same remark concerning the error management is applicable for this function if user decides to check only regular communication flags (and ignores error flags).
- 3. Flag-based state monitoring (Using the function I2C_GetFlagStatus())

Using the function I2C_GetFlagStatus() which simply returns the status of one single flag (ie. I2C_FLAG_RXNE \dots).

- When to use
 - This function could be used for specific applications or in debug phase.
 - It is suitable when only one flag checking is needed (most I2C events are monitored through multiple flags).
- Limitations:
 - When calling this function, the Status register is accessed. Some flags are cleared when the status register is accessed. So checking the status of one Flag, may clear other ones.
 - Function may need to be called twice or more in order to monitor one single event.

For detailed description of Events, please refer to section I2C_Events in $stm32f4xx_i2c.h$ file.

4.1.4.4.6.2 Function Documentation

I2C_CheckEvent()

Checks whether the last I2Cx Event is equal to the one passed as parameter.

Parameters

where x can be 1, 2 or 3 to select the I2C peripheral.

Parameters

12C EVENT

specifies the event to be checked. This parameter can be one of the following values:

- I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED: EV1
- I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED: EV1
- I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED: EV1
- I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED: EV1
- I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED: EV1
- I2C EVENT SLAVE BYTE RECEIVED: EV2
- (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF): EV2
- (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL): EV2
- I2C_EVENT_SLAVE_BYTE_TRANSMITTED: EV3
- (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF): EV3
- (I2C EVENT SLAVE BYTE TRANSMITTED | I2C FLAG GENCALL): EV3
- I2C_EVENT_SLAVE_ACK_FAILURE: EV3_2
- I2C_EVENT_SLAVE_STOP_DETECTED: EV4
- I2C_EVENT_MASTER_MODE_SELECT: EV5
- I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED: EV6
- I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED: EV6
- I2C_EVENT_MASTER_BYTE_RECEIVED: EV7
- I2C_EVENT_MASTER_BYTE_TRANSMITTING: EV8
- I2C_EVENT_MASTER_BYTE_TRANSMITTED: EV8_2
- I2C_EVENT_MASTER_MODE_ADDRESS10: EV9

Note

For detailed description of Events, please refer to section I2C_Events in stm32f4xx_i2c.h file.

Return values

An ErrorStatus enumeration value:

- · SUCCESS: Last event is equal to the I2C_EVENT
- · ERROR: Last event is different from the I2C EVENT

I2C_ClearFlag()

void I2C_ClearFlag (

```
I2C_TypeDef * I2Cx,
uint32_t I2C_FLAG )
```

Clears the I2Cx's pending flags.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:
	I2C_FLAG_SMBALERT: SMBus Alert flag
	I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
	I2C_FLAG_PECERR: PEC error in reception flag
	I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
	I2C_FLAG_AF: Acknowledge failure flag
	I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
	I2C_FLAG_BERR: Bus error flag

Note

STOPF (STOP detection) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).

ADD10 (10-bit header sent) is cleared by software sequence: a read operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the second byte of the address in DR register.

BTF (Byte Transfer Finished) is cleared by software sequence: a read operation to I2C_SR1 register ($I2C_GetFlagStatus()$) followed by a read/write to I2C_DR register ($I2C_SendData()$).

ADDR (Address sent) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to I2C_SR2 register ((void)(I2Cx->SR2)).

SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR register (I2C_SendData()).

Return values

None

I2C_ClearITPendingBit()

Clears the I2Cx's interrupt pending bits.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
------	--

Parameters

I2C← _IT

specifies the interrupt pending bit to clear. This parameter can be any combination of the following values:

- · I2C IT SMBALERT: SMBus Alert interrupt
- I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
- I2C_IT_PECERR: PEC error in reception interrupt
- I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
- I2C_IT_AF: Acknowledge failure interrupt
- I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
- I2C_IT_BERR: Bus error interrupt

Note

STOPF (STOP detection) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).

ADD10 (10-bit header sent) is cleared by software sequence: a read operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second byte of the address in I2C_DR register.

BTF (Byte Transfer Finished) is cleared by software sequence: a read operation to I2C_SR1 register (I2C GetITStatus()) followed by a read/write to I2C DR register (I2C SendData()).

ADDR (Address sent) is cleared by software sequence: a read operation to I2C_SR1 register ($I2C_GetITStatus()$) followed by a read operation to I2C_SR2 register ((void)(I2Cx->SR2)).

SB (Start Bit) is cleared by software sequence: a read operation to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to I2C_DR register (I2C_SendData()).

Return values

None

I2C_GetFlagStatus()

Checks whether the specified I2C flag is set or not.

Parameters

_		
	I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.

Parameters

I2C FLAG

specifies the flag to check. This parameter can be one of the following values:

- I2C_FLAG_DUALF: Dual flag (Slave mode)
- I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
- I2C FLAG SMBDEFAULT: SMBus default header (Slave mode)
- I2C_FLAG_GENCALL: General call header flag (Slave mode)
- I2C_FLAG_TRA: Transmitter/Receiver flag
- I2C_FLAG_BUSY: Bus busy flag
- I2C_FLAG_MSL: Master/Slave flag
- I2C_FLAG_SMBALERT: SMBus Alert flag
- I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
- · I2C FLAG PECERR: PEC error in reception flag
- I2C FLAG OVR: Overrun/Underrun flag (Slave mode)
- I2C_FLAG_AF: Acknowledge failure flag
- I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
- I2C_FLAG_BERR: Bus error flag
- I2C_FLAG_TXE: Data register empty flag (Transmitter)
- I2C_FLAG_RXNE: Data register not empty (Receiver) flag
- I2C_FLAG_STOPF: Stop detection flag (Slave mode)
- I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
- I2C_FLAG_BTF: Byte transfer finished flag
- I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL" Address matched flag (Slave mode) "ENDAD"
- I2C_FLAG_SB: Start bit flag (Master mode)

Return values

The new state of I2C_FLAG (SET or RESET).

I2C_GetITStatus()

Checks whether the specified I2C interrupt has occurred or not.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
<i>12C</i> ←	specifies the interrupt source to check. This parameter can be one of the following values:
_IT	I2C_IT_SMBALERT: SMBus Alert flag
	I2C_IT_TIMEOUT: Timeout or Tlow error flag
	I2C_IT_PECERR: PEC error in reception flag
	I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
	I2C_IT_AF: Acknowledge failure flag
	I2C_IT_ARLO: Arbitration lost flag (Master mode)
	I2C_IT_BERR: Bus error flag
	I2C_IT_TXE: Data register empty flag (Transmitter)
	I2C_IT_RXNE: Data register not empty (Receiver) flag
	I2C_IT_STOPF: Stop detection flag (Slave mode)
	I2C_IT_ADD10: 10-bit header sent flag (Master mode)
	I2C_IT_BTF: Byte transfer finished flag
	 I2C_IT_ADDR: Address sent flag (Master mode) "ADSL" Address matched flag (Slave mode) "ENDAD"
	I2C_IT_SB: Start bit flag (Master mode)

Return values

The new state of I2C_IT (SET or RESET).

I2C_GetLastEvent()

Returns the last I2Cx Event.

Parameters

I2Cx where x can be 1, 2 or 3 to select the I2C peripheral.

Note

For detailed description of Events, please refer to section I2C_Events in stm32f4xx_i2c.h file.

Return values

The last event

I2C_ITConfig()

Enables or disables the specified I2C interrupts.

Parameters

I2Cx	where x can be 1, 2 or 3 to select the I2C peripheral.
I2C_IT	specifies the I2C interrupts sources to be enabled or disabled. This parameter can be any combination of the following values:
	I2C_IT_BUF: Buffer interrupt mask
	I2C_IT_EVT: Event interrupt mask
	I2C_IT_ERR: Error interrupt mask
NewState	new state of the specified I2C interrupts. This parameter can be: ENABLE or DISABLE.

Return values

None

I2C_ReadRegister()

Reads the specified I2C register and returns its value.

Parameters

I2C_Register	specifies the register to read. This parameter can be one of the following values:
	I2C_Register_CR1: CR1 register.
	I2C_Register_CR2: CR2 register.
	I2C_Register_OAR1: OAR1 register.
	I2C_Register_OAR2: OAR2 register.
	I2C_Register_DR: DR register.
	I2C_Register_SR1: SR1 register.
	I2C_Register_SR2: SR2 register.
	I2C_Register_CCR: CCR register.
	I2C_Register_TRISE: TRISE register.

Return values

The value of the read register.

4.1.4.5 I2C_Exported_Constants

Modules

- I2C_mode
- I2C_duty_cycle_in_fast_mode
- · I2C acknowledgement
- I2C_transfer_direction
- I2C_acknowledged_address
- I2C_registers
- I2C_NACK_position
- I2C SMBus alert pin level
- I2C_PEC_position
- I2C interrupts definition
- I2C_flags_definition
- I2C_Events
- I2C_own_address1
- · I2C_clock_speed

Macros

• #define IS_I2C_ALL_PERIPH(PERIPH)

4.1.4.5.1 Detailed Description

4.1.4.5.2 Macro Definition Documentation

4.1.4.5.2.1 IS_I2C_ALL_PERIPH

Value:

```
(((PERIPH) == I2C1) || \
((PERIPH) == I2C2) || \
((PERIPH) == I2C3))
```

4.1.4.5.3 I2C mode

Macros

- #define I2C_Mode_I2C ((uint16_t)0x0000)
- #define I2C_Mode_SMBusDevice ((uint16_t)0x0002)
- #define I2C_Mode_SMBusHost ((uint16_t)0x000A)
- #define IS_I2C_MODE(MODE)

4.1.4.5.3.1 Detailed Description

4.1.4.5.3.2 Macro Definition Documentation

I2C_Mode_I2C

```
#define I2C_Mode_I2C ((uint16_t)0x0000)
```

I2C_Mode_SMBusDevice

```
#define I2C_Mode_SMBusDevice ((uint16_t)0x0002)
```

I2C_Mode_SMBusHost

```
#define I2C_Mode_SMBusHost ((uint16_t)0x000A)
```

IS_I2C_MODE

Value:

```
(((MODE) == I2C_Mode_I2C) || \
((MODE) == I2C_Mode_SMBusDevice) || \
((MODE) == I2C_Mode_SMBusHost))
```

4.1.4.5.4 I2C_duty_cycle_in_fast_mode

Macros

- #define I2C_DutyCycle_16_9 ((uint16_t)0x4000)
- #define I2C_DutyCycle_2 ((uint16_t)0xBFFF)
- #define IS_I2C_DUTY_CYCLE(CYCLE)

4.1.4.5.4.1 Detailed Description

4.1.4.5.4.2 Macro Definition Documentation

I2C_DutyCycle_16_9

```
#define I2C_DutyCycle_16_9 ((uint16_t)0x4000)
```

I2C fast mode Tlow/Thigh = 16/9

I2C_DutyCycle_2

```
#define I2C_DutyCycle_2 ((uint16_t)0xBFFF)
```

I2C fast mode Tlow/Thigh = 2

IS_I2C_DUTY_CYCLE

Value:

```
(((CYCLE) == I2C_DutyCycle_16_9) || \
((CYCLE) == I2C_DutyCycle_2))
```

4.1.4.5.5 I2C_acknowledgement

Macros

- #define I2C_Ack_Enable ((uint16_t)0x0400)
- #define I2C_Ack_Disable ((uint16_t)0x0000)
- #define IS_I2C_ACK_STATE(STATE)

4.1.4.5.5.1 Detailed Description

4.1.4.5.5.2 Macro Definition Documentation

I2C_Ack_Disable

```
#define I2C_Ack_Disable ((uint16_t)0x0000)
```

I2C_Ack_Enable

```
#define I2C_Ack_Enable ((uint16_t)0x0400)
```

IS_I2C_ACK_STATE

Value:

```
(((STATE) == I2C_Ack_Enable) || \
((STATE) == I2C_Ack_Disable))
```

4.1.4.5.6 I2C_transfer_direction

Macros

- #define I2C_Direction_Transmitter ((uint8_t)0x00)
- #define I2C_Direction_Receiver ((uint8_t)0x01)
- #define IS_I2C_DIRECTION(DIRECTION)

4.1.4.5.6.1 Detailed Description

4.1.4.5.6.2 Macro Definition Documentation

I2C_Direction_Receiver

```
#define I2C_Direction_Receiver ((uint8_t)0x01)
```

I2C Direction Transmitter

```
#define I2C_Direction_Transmitter ((uint8_t)0x00)
```

IS_I2C_DIRECTION

Value:

```
(((DIRECTION) == I2C_Direction_Transmitter) || \
((DIRECTION) == I2C_Direction_Receiver))
```

4.1.4.5.7 I2C acknowledged address

Macros

- #define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000)
- #define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)
- #define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS)

4.1.4.5.7.1 Detailed Description

4.1.4.5.7.2 Macro Definition Documentation

$I2C_AcknowledgedAddress_10bit$

```
\verb|#define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)|\\
```

I2C_AcknowledgedAddress_7bit

```
#define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000)
```

IS_I2C_ACKNOWLEDGE_ADDRESS

Value:

```
(((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \
((ADDRESS) == I2C_AcknowledgedAddress_10bit))
```

4.1.4.5.8 I2C_registers

Macros

- #define I2C_Register_CR1 ((uint8_t)0x00)
- #define I2C_Register_CR2 ((uint8_t)0x04)
- #define I2C_Register_OAR1 ((uint8_t)0x08)
- #define I2C_Register_OAR2 ((uint8_t)0x0C)
- #define I2C Register DR ((uint8 t)0x10)
- #define I2C_Register_SR1 ((uint8_t)0x14)
- #define I2C_Register_SR2 ((uint8_t)0x18)
- #define I2C_Register_CCR ((uint8_t)0x1C)
- #define I2C_Register_TRISE ((uint8_t)0x20)
- #define IS_I2C_REGISTER(REGISTER)

4.1.4.5.8.1 Detailed Description

4.1.4.5.8.2 Macro Definition Documentation

I2C_Register_CCR

```
#define I2C_Register_CCR ((uint8_t)0x1C)
```

I2C_Register_CR1

```
#define I2C_Register_CR1 ((uint8_t)0x00)
```

I2C_Register_CR2

```
#define I2C_Register_CR2 ((uint8_t)0x04)
```

I2C_Register_DR

```
#define I2C_Register_DR ((uint8_t)0x10)
```

I2C_Register_OAR1

```
#define I2C_Register_OAR1 ((uint8_t)0x08)
```

I2C_Register_OAR2

```
#define I2C_Register_OAR2 ((uint8_t)0x0C)
```

I2C Register SR1

```
#define I2C_Register_SR1 ((uint8_t)0x14)
```

I2C_Register_SR2

```
#define I2C_Register_SR2 ((uint8_t)0x18)
```

I2C_Register_TRISE

```
#define I2C_Register_TRISE ((uint8_t)0x20)
```

IS I2C REGISTER

Value:

```
(((REGISTER) == I2C_Register_CR1) || \
((REGISTER) == I2C_Register_CR2) || \
((REGISTER) == I2C_Register_OAR1) || \
((REGISTER) == I2C_Register_OAR2) || \
((REGISTER) == I2C_Register_DR) || \
((REGISTER) == I2C_Register_SR1) || \
((REGISTER) == I2C_Register_SR2) || \
((REGISTER) == I2C_Register_CR2) || \
((REGISTER) == I2C_Register_SR2) || \
((REGISTER) == I2C_Register_SR3) || \
((REGISTER_SR3) || \
```

4.1.4.5.9 I2C_NACK_position

Macros

- #define I2C_NACKPosition_Next ((uint16_t)0x0800)
- #define I2C_NACKPosition_Current ((uint16_t)0xF7FF)
- #define IS_I2C_NACK_POSITION(POSITION)

4.1.4.5.9.1 Detailed Description

4.1.4.5.9.2 Macro Definition Documentation

I2C_NACKPosition_Current

```
#define I2C_NACKPosition_Current ((uint16_t)0xF7FF)
```

I2C_NACKPosition_Next

```
#define I2C_NACKPosition_Next ((uint16_t)0x0800)
```

IS_I2C_NACK_POSITION

Value:

```
(((POSITION) == I2C_NACKPosition_Next) || \
((POSITION) == I2C_NACKPosition_Current))
```

4.1.4.5.10 I2C_SMBus_alert_pin_level

Macros

- #define I2C_SMBusAlert_Low ((uint16_t)0x2000)
- #define I2C SMBusAlert High ((uint16 t)0xDFFF)
- #define IS_I2C_SMBUS_ALERT(ALERT)

4.1.4.5.10.1 Detailed Description

4.1.4.5.10.2 Macro Definition Documentation

I2C_SMBusAlert_High

```
#define I2C_SMBusAlert_High ((uint16_t)0xDFFF)
```

I2C_SMBusAlert_Low

```
#define I2C_SMBusAlert_Low ((uint16_t)0x2000)
```

IS I2C SMBUS ALERT

Value:

```
(((ALERT) == I2C_SMBusAlert_Low) || \
((ALERT) == I2C_SMBusAlert_High))
```

4.1.4.5.11 I2C_PEC_position

Macros

- #define I2C_PECPosition_Next ((uint16_t)0x0800)
- #define I2C_PECPosition_Current ((uint16_t)0xF7FF)
- #define IS_I2C_PEC_POSITION(POSITION)

4.1.4.5.11.1 Detailed Description

4.1.4.5.11.2 Macro Definition Documentation

I2C_PECPosition_Current

```
#define I2C_PECPosition_Current ((uint16_t)0xF7FF)
```

I2C PECPosition Next

```
#define I2C_PECPosition_Next ((uint16_t)0x0800)
```

IS_I2C_PEC_POSITION

Value:

```
(((POSITION) == I2C_PECPosition_Next) || \
((POSITION) == I2C_PECPosition_Current))
```

4.1.4.5.12 I2C_interrupts_definition

Macros

- #define I2C_IT_BUF ((uint16_t)0x0400)
- #define I2C_IT_EVT ((uint16_t)0x0200)
- #define I2C_IT_ERR ((uint16_t)0x0100)
- #define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint16_t)0xF8FF) == 0x00) && ((IT) != 0x00))
- #define I2C_IT_SMBALERT ((uint32_t)0x01008000)
- #define I2C_IT_TIMEOUT ((uint32_t)0x01004000)
- #define I2C IT PECERR ((uint32 t)0x01001000)
- #define I2C_IT_OVR ((uint32_t)0x01000800)
- #define I2C_IT_AF ((uint32_t)0x01000400)
- #define I2C_IT_ARLO ((uint32_t)0x01000200)
- #define I2C_IT_BERR ((uint32_t)0x01000100)
- #define I2C IT TXE ((uint32 t)0x06000080)
- #define I2C_IT_RXNE ((uint32_t)0x06000040)
- #define I2C_IT_STOPF ((uint32_t)0x02000010)
- #define I2C IT ADD10 ((uint32 t)0x02000008)
- #define I2C_IT_BTF ((uint32_t)0x02000004)
- #define I2C_IT_ADDR ((uint32_t)0x02000002)
- #define I2C_IT_SB ((uint32_t)0x02000001)
- #define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x20FF) == 0x00) && ((IT) != (uint16_t)0x00))
- #define IS_I2C_GET_IT(IT)

4.1.4.5.12.1 Detailed Description

4.1.4.5.12.2 Macro Definition Documentation

```
I2C_IT_ADD10
```

```
#define I2C_IT_ADD10 ((uint32_t)0x02000008)
```

I2C_IT_ADDR

```
#define I2C_IT_ADDR ((uint32_t)0x02000002)
```

I2C_IT_AF

```
#define I2C_IT_AF ((uint32_t)0x01000400)
```

I2C_IT_ARLO

```
#define I2C_IT_ARLO ((uint32_t)0x01000200)
```

I2C_IT_BERR

```
#define I2C_IT_BERR ((uint32_t)0x01000100)
```

I2C_IT_BTF

```
#define I2C_IT_BTF ((uint32_t)0x02000004)
```

I2C_IT_BUF

```
#define I2C_IT_BUF ((uint16_t)0x0400)
```

I2C_IT_ERR

```
#define I2C_IT_ERR ((uint16_t)0x0100)
```

I2C_IT_EVT

#define I2C_IT_EVT ((uint16_t)0x0200)

I2C_IT_OVR

```
#define I2C_IT_OVR ((uint32_t)0x01000800)
```

I2C_IT_PECERR

```
#define I2C_IT_PECERR ((uint32_t)0x01001000)
```

I2C_IT_RXNE

```
#define I2C_IT_RXNE ((uint32_t)0x06000040)
```

I2C_IT_SB

```
#define I2C_IT_SB ((uint32_t)0x02000001)
```

I2C_IT_SMBALERT

```
#define I2C_IT_SMBALERT ((uint32_t)0x01008000)
```

I2C_IT_STOPF

```
#define I2C_IT_STOPF ((uint32_t)0x02000010)
```

I2C_IT_TIMEOUT

```
#define I2C_IT_TIMEOUT ((uint32_t)0x01004000)
```

I2C_IT_TXE

```
#define I2C_IT_TXE ((uint32_t)0x06000080)
```

IS_I2C_CLEAR_IT

IS_I2C_CONFIG_IT

IS_I2C_GET_IT

Value:

```
(((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \
((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || \
((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \
((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || \
((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || \
((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BFF) || \
((IT) == I2C_IT_ADD1) || ((IT) == I2C_IT_SB))
```

4.1.4.5.13 I2C_flags_definition

Macros

#define I2C_FLAG_DUALF ((uint32_t)0x00800000)
 SR2 register flags

- #define I2C FLAG SMBHOST ((uint32 t)0x00400000)
- #define I2C_FLAG_SMBDEFAULT ((uint32_t)0x00200000)
- #define I2C FLAG GENCALL ((uint32 t)0x00100000)
- #define I2C_FLAG_TRA ((uint32_t)0x00040000)
- #define I2C_FLAG_BUSY ((uint32_t)0x00020000)
- #define I2C_FLAG_MSL ((uint32_t)0x00010000)
- #define I2C_FLAG_SMBALERT ((uint32_t)0x10008000)

SR1 register flags

- #define I2C_FLAG_TIMEOUT ((uint32_t)0x10004000)
- #define I2C FLAG PECERR ((uint32 t)0x10001000)
- #define I2C_FLAG_OVR ((uint32_t)0x10000800)
- #define I2C_FLAG_AF ((uint32_t)0x10000400)
- #define I2C_FLAG_ARLO ((uint32_t)0x10000200)
- #define I2C FLAG BERR ((uint32 t)0x10000100)
- #define I2C_FLAG_TXE ((uint32_t)0x10000080)
- #define I2C_FLAG_RXNE ((uint32_t)0x10000040)
- #define I2C_FLAG_STOPF ((uint32_t)0x10000010)
- #define I2C_FLAG_ADD10 ((uint32_t)0x10000008)
- #define I2C_FLAG_BTF ((uint32_t)0x10000004)
- #define I2C FLAG ADDR ((uint32 t)0x10000002)
- #define I2C FLAG SB ((uint32 t)0x10000001)
- #define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_←
 t)0x00))
- #define IS_I2C_GET_FLAG(FLAG)

4.1.4.5.13.1 Detailed Description

4.1.4.5.13.2 Macro Definition Documentation

I2C_FLAG_ADD10

```
#define I2C_FLAG_ADD10 ((uint32_t)0x10000008)
```

I2C_FLAG_ADDR

#define I2C_FLAG_ADDR ((uint32_t)0x10000002)

I2C_FLAG_AF

#define I2C_FLAG_AF ((uint32_t)0x10000400)

I2C_FLAG_ARLO

#define I2C_FLAG_ARLO ((uint32_t)0x10000200)

I2C_FLAG_BERR

#define I2C_FLAG_BERR ((uint32_t)0x10000100)

I2C_FLAG_BTF

#define I2C_FLAG_BTF ((uint32_t)0x10000004)

I2C_FLAG_BUSY

#define I2C_FLAG_BUSY ((uint32_t)0x00020000)

I2C_FLAG_DUALF

#define I2C_FLAG_DUALF ((uint32_t)0x00800000)

SR2 register flags

I2C_FLAG_GENCALL

#define I2C_FLAG_GENCALL ((uint32_t)0x00100000)

I2C_FLAG_MSL

#define I2C_FLAG_MSL ((uint32_t)0x00010000)

I2C_FLAG_OVR

#define I2C_FLAG_OVR ((uint32_t)0x10000800)

I2C_FLAG_PECERR

#define I2C_FLAG_PECERR ((uint32_t)0x10001000)

I2C_FLAG_RXNE

#define I2C_FLAG_RXNE ((uint32_t)0x10000040)

I2C_FLAG_SB

#define I2C_FLAG_SB ((uint32_t)0x10000001)

I2C_FLAG_SMBALERT

#define I2C_FLAG_SMBALERT ((uint32_t)0x10008000)

SR1 register flags

I2C_FLAG_SMBDEFAULT

#define I2C_FLAG_SMBDEFAULT ((uint32_t)0x00200000)

I2C_FLAG_SMBHOST

#define I2C_FLAG_SMBHOST ((uint32_t)0x00400000)

I2C_FLAG_STOPF

#define I2C_FLAG_STOPF ((uint32_t)0x10000010)

I2C_FLAG_TIMEOUT

#define I2C_FLAG_TIMEOUT ((uint32_t)0x10004000)

I2C_FLAG_TRA

#define I2C_FLAG_TRA ((uint32_t)0x00040000)

I2C_FLAG_TXE

#define I2C_FLAG_TXE ((uint32_t)0x10000080)

IS_I2C_CLEAR_FLAG

IS I2C GET FLAG

Value:

```
((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || \
((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || \
((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || \
((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || \
((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_AGPECERR) || \
((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || \
((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || \
((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || \
((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || \
((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || \
((FLAG) == I2C_FLAG_SB))
```

4.1.4.5.14 I2C_Events

Macros

- #define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001) /* BUSY, MSL and SB flag */
 Communication start.
- #define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082) /* BUSY, MSL, ADDR, TXE and TRA flags */

Address Acknowledge.

- #define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002) /* BUSY, MSL and ADDR flags */
- #define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008) /* BUSY, MSL and ADD10 flags */
- #define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040) /* BUSY, MSL and RXNE flags
 */

Communication events.

- #define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080) /* TRA, BUSY, MSL, TXE flags */
- #define I2C_EVENT_MASTER_BYTE_TRANSMITTED ((uint32_t)0x00070084) /* TRA, BUSY, MSL, TXE and BTF flags */
- #define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002) /* BUSY and ADDR flags */

Communication start events.

- #define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082) /* TRA, BUSY, TXE and ADDR flags */
- #define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000) /* DU-ALF and BUSY flags */
- #define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080) /*
 DUALF, TRA, BUSY and TXE flags */
- #define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000) /* GENCALL and BUSY flags */
- #define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040) /* BUSY and RXNE flags */
 Communication events.

- #define I2C_EVENT_SLAVE_STOP_DETECTED ((uint32_t)0x00000010) /* STOPF flag */
- #define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084) /* TRA, BUSY, TXE and BTF flags */
- #define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080) /* TRA, BUSY and TXE flags
 */
- #define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400) /* AF flag */
- #define IS_I2C_EVENT(EVENT)

4.1.4.5.14.1 Detailed Description

4.1.4.5.14.2 Macro Definition Documentation

I2C_EVENT_MASTER_BYTE_RECEIVED

```
#define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040) /* BUSY, MSL and RXNE flags */
```

Communication events.

If a communication is established (START condition generated and slave address acknowledged) then the master has to check on one of the following events for communication procedures:

- 1) Master Receiver mode: The master has to wait on the event EV7 then to read the data received from the slave (I2C_ReceiveData() function).
- 2) Master Transmitter mode: The master has to send data (I2C_SendData() function) then to wait on event EV8 or EV8 2. These two events are similar:
 - EV8 means that the data has been written in the data register and is being shifted out.
 - EV8_2 means that the data has been physically shifted out and output on the bus. In most cases, using EV8 is sufficient for the application. Using EV8_2 leads to a slower communication but ensure more reliable test. EV8_2 is also more suitable than EV8 for testing on the last data transmission (before Stop condition generation).

Note

In case the user software does not guarantee that this event EV7 is managed before the current byte end of transfer, then user may check on EV7 and BTF flag at the same time (ie. (I2C_EVENT_MASTER_BYTE_ \leftarrow RECEIVED | I2C_FLAG_BTF)). In this case the communication may be slower.

I2C EVENT MASTER BYTE TRANSMITTED

```
\#define\ I2C\_EVENT\_MASTER\_BYTE\_TRANSMITTED\ ((uint32\_t)0x00070084)\ /*\ TRA,\ BUSY,\ MSL,\ TXE\ and\ BTF\ flags\ */
```

I2C_EVENT_MASTER_BYTE_TRANSMITTING

```
#define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080) /* TRA, BUSY, MSL, TXE flags
*/
```

I2C_EVENT_MASTER_MODE_ADDRESS10

#define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008) /* BUSY, MSL and ADD10 flags */

12C EVENT MASTER MODE SELECT

```
#define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001) /* BUSY, MSL and SB flag */
```

Communication start.

4.1.4.5.14.3 I2C Master Events (Events grouped in order of communication)

After sending the START condition (I2C_GenerateSTART() function) the master has to wait for this event. It means that the Start condition has been correctly released on the I2C bus (the bus is free, no other devices is communicating).

I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED

#define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002) /* BUSY, MSL and ADDR flags */

12C EVENT MASTER TRANSMITTER MODE SELECTED

```
\#define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082) /* BUSY, MSL, ADDR, TXE and TRA flags */
```

Address Acknowledge.

After checking on EV5 (start condition correctly released on the bus), the master sends the address of the slave(s) with which it will communicate (I2C_Send7bitAddress() function, it also determines the direction of the communication: Master transmitter or Receiver). Then the master has to wait that a slave acknowledges his address. If an acknowledge is sent on the bus, one of the following events will be set:

- 1) In case of Master Receiver (7-bit addressing): the I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED event is set.
- 2) In case of Master Transmitter (7-bit addressing): the I2C_EVENT_MASTER_TRANSMITTER_MODE_← SELECTED is set
- 3) In case of 10-Bit addressing mode, the master (just after generating the START and checking on EV5) has to send the header of 10-bit addressing mode (I2C_SendData() function). Then master should wait on EV9. It means that the 10-bit addressing header has been correctly sent on the bus. Then master should send the second part of the 10-bit address (LSB) using the function I2C_Send7bitAddress(). Then master should wait for event EV6.

I2C_EVENT_SLAVE_ACK_FAILURE

```
#define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400) /* AF flag */
```

I2C_EVENT_SLAVE_BYTE_RECEIVED

#define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040) /* BUSY and RXNE flags */ Communication events.

Wait on one of these events when EV1 has already been checked and:

- Slave RECEIVER mode:
 - EV2: When the application is expecting a data byte to be received.
 - EV4: When the application is expecting the end of the communication: master sends a stop condition and data transmission is stopped.
- · Slave Transmitter mode:

EV3: When a byte has been transmitted by the slave and the application is expecting the end of the byte transmission. The two events I2C_EVENT_SLAVE_BYTE_TRANSMITTED and I2C_EVENT_SLAVE
 _BYTE_TRANSMITTING are similar. The second one can optionally be used when the user software doesn't guarantee the EV3 is managed before the current byte end of transfer.

 EV3_2: When the master sends a NACK in order to tell slave that data transmission shall end (before sending the STOP condition). In this case slave has to stop sending data bytes and expect a Stop condition on the bus.

Note

In case the user software does not guarantee that the event EV2 is managed before the current byte end of transfer, then user may check on EV2 and BTF flag at the same time (ie. (I2C_EVENT_SLAVE — BYTE_RECEIVED | I2C_FLAG_BTF)). In this case the communication may be slower.

I2C_EVENT_SLAVE_BYTE_TRANSMITTED

#define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084) /* TRA, BUSY, TXE and BTF flags */

I2C_EVENT_SLAVE_BYTE_TRANSMITTING

#define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080) /* TRA, BUSY and TXE flags */

I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED

#define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000) /* GENCALL and BUSY
flags */

12C EVENT SLAVE RECEIVER ADDRESS MATCHED

#define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002) /* BUSY and ADDR flags
*/

Communication start events.

4.1.4.5.14.4 I2C Slave Events (Events grouped in order of communication)

Wait on one of these events at the start of the communication. It means that the I2C peripheral detected a Start condition on the bus (generated by master device) followed by the peripheral address. The peripheral generates an ACK condition on the bus (if the acknowledge feature is enabled through function I2C_AcknowledgeConfig()) and the events listed above are set:

- 1) In normal case (only one address managed by the slave), when the address sent by the master matches the own address of the peripheral (configured by I2C_OwnAddress1 field) the I2C_EVENT_SLAVE_XXX_ADDRESS_

 MATCHED event is set (where XXX could be TRANSMITTER or RECEIVER).
- 2) In case the address sent by the master matches the second address of the peripheral (configured by the function I2C_OwnAddress2Config() and enabled by the function I2C_DualAddressCmd()) the events I2C_EVENT_SLAVE

 XXX SECONDADDRESS MATCHED (where XXX could be TRANSMITTER or RECEIVER) are set.
- 3) In case the address sent by the master is General Call (address 0x00) and if the General Call is enabled for the peripheral (using function I2C_GeneralCallCmd()) the following event is set I2C_EVENT_SLAVE ← GENERALCALLADDRESS MATCHED.

I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED

#define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000) /* DUALF and BUSY flags */

12C EVENT SLAVE STOP DETECTED

#define I2C_EVENT_SLAVE_STOP_DETECTED ((uint32_t)0x00000010) /* STOPF flag */

I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED

#define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082) /* TRA, BUSY, TXE
and ADDR flags */

I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED

#define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080) /* DUALF, TRA, BUSY and TXE flags */

IS I2C EVENT

Value:

```
(((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \
((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \
((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \
((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \
((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \
((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \
((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \
((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED) || \
((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \
((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \
((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \
((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \
((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \
((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \
((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \
((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) ||
```

4.1.4.5.15 I2C_own_address1

Macros

#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)

4.1.4.5.15.1 Detailed Description

4.1.4.5.15.2 Macro Definition Documentation

IS_I2C_OWN_ADDRESS1

4.1.4.5.16 I2C_clock_speed

Macros

#define IS I2C CLOCK SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))

4.1.4.5.16.1 Detailed Description

4.1.4.5.16.2 Macro Definition Documentation

IS I2C CLOCK SPEED

```
#define IS_I2C_CLOCK_SPEED(

SPEED ) (((SPEED) >= 0x1) && ((SPEED) <= 400000))
```

4.1.5 RCC

RCC driver modules.

Modules

- RCC_Private_Functions
- · RCC Exported Constants

Data Structures

struct RCC_ClocksTypeDef

Macros

- #define RCC OFFSET (RCC BASE PERIPH BASE)
- #define CR OFFSET (RCC OFFSET + 0x00)
- #define HSION BitNumber 0x00
- #define CR HSION BB (PERIPH BB BASE + (CR OFFSET * 32) + (HSION BitNumber * 4))
- #define CSSON BitNumber 0x13
- #define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
- #define PLLON BitNumber 0x18
- #define CR PLLON BB (PERIPH BB BASE + (CR OFFSET * 32) + (PLLON BitNumber * 4))
- #define PLLI2SON BitNumber 0x1A
- #define CR_PLLI2SON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
- #define CFGR OFFSET (RCC OFFSET + 0x08)
- #define I2SSRC BitNumber 0x17
- #define CFGR I2SSRC BB (PERIPH BB BASE + (CFGR OFFSET * 32) + (I2SSRC BitNumber * 4))
- #define BDCR OFFSET (RCC OFFSET + 0x70)
- #define RTCEN BitNumber 0x0F
- #define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
- #define BDRST_BitNumber 0x10
- #define BDCR BDRST BB (PERIPH BB BASE + (BDCR OFFSET * 32) + (BDRST BitNumber * 4))
- #define CSR OFFSET (RCC OFFSET + 0x74)
- #define LSION BitNumber 0x00
- #define CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
- #define CFGR MCO2 RESET MASK ((uint32 t)0x07FFFFFF)
- #define CFGR_MCO1_RESET_MASK ((uint32_t)0xF89FFFFF)
- #define FLAG MASK ((uint8 t)0x1F)
- #define CR BYTE3 ADDRESS ((uint32 t)0x40023802)
- #define CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x01))
- #define CIR_BYTE3_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x02))
- #define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET)

Functions

• void RCC_DeInit (void)

Resets the RCC clock configuration to the default reset state.

• void RCC_HSEConfig (uint8_t RCC_HSE)

Configures the External High Speed oscillator (HSE).

ErrorStatus RCC_WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC AdjustHSICalibrationValue (uint8 t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC_HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC_LSEConfig (uint8_t RCC_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC_LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC_PLLConfig (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC_PLLI2SConfig (uint32_t PLLI2SN, uint32_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC_PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

• void RCC_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC_MCO1Config (uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

void RCC MCO2Config (uint32 t RCC MCO2Source, uint32 t RCC MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

void RCC_SYSCLKConfig (uint32_t RCC_SYSCLKSource)

Configures the system clock (SYSCLK).

uint8 t RCC GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC_HCLKConfig (uint32_t RCC_SYSCLK)

Configures the AHB clock (HCLK).

void RCC_PCLK1Config (uint32_t RCC_HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC_PCLK2Config (uint32_t RCC_HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC_GetClocksFreq (RCC_ClocksTypeDef *RCC_Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

void RCC RTCCLKConfig (uint32 t RCC RTCCLKSource)

Configures the RTC clock (RTCCLK).

void RCC_RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC I2SCLKConfig (uint32 t RCC I2SCLKSource)

Configures the I2S clock source (I2SCLK).

void RCC_AHB1PeriphClockCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)

Enables or disables the AHB1 peripheral clock.

• void RCC_AHB2PeriphClockCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)

Enables or disables the AHB2 peripheral clock.

Enables or disables the AHB3 peripheral clock.

• void RCC_AHB3PeriphClockCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)

• void RCC_APB1PeriphClockCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

Enables or disables the Low Speed APB (APB1) peripheral clock.

• void RCC APB2PeriphClockCmd (uint32 t RCC APB2Periph, FunctionalState NewState)

Enables or disables the High Speed APB (APB2) peripheral clock.

void RCC_AHB1PeriphResetCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Forces or releases AHB1 peripheral reset.

• void RCC AHB2PeriphResetCmd (uint32 t RCC AHB2Periph, FunctionalState NewState)

Forces or releases AHB2 peripheral reset.

void RCC_AHB3PeriphResetCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Forces or releases AHB3 peripheral reset.

• void RCC_APB1PeriphResetCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

Forces or releases Low Speed APB (APB1) peripheral reset.

void RCC_APB2PeriphResetCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)

Forces or releases High Speed APB (APB2) peripheral reset.

• void RCC AHB1PeriphClockLPModeCmd (uint32 t RCC AHB1Periph, FunctionalState NewState)

Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.

void RCC_AHB2PeriphClockLPModeCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)
 Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.

• void RCC_AHB3PeriphClockLPModeCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)

Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.

• void RCC_APB1PeriphClockLPModeCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.

• void RCC_APB2PeriphClockLPModeCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)

Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

• void RCC_ITConfig (uint8_t RCC_IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

FlagStatus RCC_GetFlagStatus (uint8_t RCC_FLAG)

Checks whether the specified RCC flag is set or not.

void RCC ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.

ITStatus RCC GetITStatus (uint8 t RCC IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC_ClearITPendingBit (uint8_t RCC_IT)

Clears the RCC's interrupt pending bits.

4.1.5.1 Detailed Description

RCC driver modules.

4.1.5.2 Macro Definition Documentation

4.1.5.2.1 BDCR ADDRESS

```
#define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET)
```

4.1.5.2.2 BDCR BDRST BB

```
#define BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
```

4.1.5.2.3 BDCR OFFSET

```
#define BDCR_OFFSET (RCC_OFFSET + 0x70)
```

4.1.5.2.4 BDCR_RTCEN_BB

```
#define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
```

4.1.5.2.5 BDRST BitNumber

```
#define BDRST_BitNumber 0x10
```

```
4.1.5.2.6 CFGR_I2SSRC_BB
#define CFGR_I2SSRC_BB (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
4.1.5.2.7 CFGR_MCO1_RESET_MASK
#define CFGR_MCO1_RESET_MASK ((uint32_t)0xF89FFFFF)
4.1.5.2.8 CFGR_MCO2_RESET_MASK
#define CFGR_MCO2_RESET_MASK ((uint32_t)0x07FFFFFF)
4.1.5.2.9 CFGR OFFSET
#define CFGR_OFFSET (RCC_OFFSET + 0x08)
4.1.5.2.10 CIR_BYTE2_ADDRESS
#define CIR_BYTE2_ADDRESS ((uint32_t) (RCC_BASE + 0x0C + 0x01))
4.1.5.2.11 CIR BYTE3 ADDRESS
#define CIR_BYTE3_ADDRESS ((uint32_t) (RCC_BASE + 0x0C + 0x02))
4.1.5.2.12 CR_BYTE3_ADDRESS
#define CR_BYTE3_ADDRESS ((uint32_t)0x40023802)
4.1.5.2.13 CR CSSON BB
#define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
4.1.5.2.14 CR HSION BB
#define CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
4.1.5.2.15 CR OFFSET
#define CR_OFFSET (RCC_OFFSET + 0x00)
4.1.5.2.16 CR_PLLI2SON_BB
#define CR_PLLI2SON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
4.1.5.2.17 CR PLLON BB
#define CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
4.1.5.2.18 CSR_LSION_BB
#define CSR_LSION_BB (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
4.1.5.2.19 CSR OFFSET
#define CSR_OFFSET (RCC_OFFSET + 0x74)
4.1.5.2.20 CSSON BitNumber
#define CSSON_BitNumber 0x13
```

4.1.5.2.21 FLAG_MASK

#define FLAG_MASK ((uint8_t)0x1F)

4.1.5.2.22 HSION_BitNumber

#define HSION_BitNumber 0x00

4.1.5.2.23 I2SSRC_BitNumber

#define I2SSRC_BitNumber 0x17

4.1.5.2.24 LSION BitNumber

#define LSION_BitNumber 0x00

4.1.5.2.25 PLLI2SON_BitNumber

#define PLLI2SON_BitNumber 0x1A

4.1.5.2.26 PLLON_BitNumber

#define PLLON_BitNumber 0x18

4.1.5.2.27 RCC_OFFSET

#define RCC_OFFSET (RCC_BASE - PERIPH_BASE)

4.1.5.2.28 RTCEN BitNumber

#define RTCEN_BitNumber 0x0F

4.1.5.3 Function Documentation

4.1.5.3.1 RCC_AdjustHSICalibrationValue()

Adjusts the Internal High Speed oscillator (HSI) calibration value.

Note

The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC.

Parameters

HSICalibrationValue	specifies the calibration trimming value. This parameter must be a number between 0
	and 0x1F.

Return values

None

4.1.5.3.2 RCC_AHB1PeriphClockCmd()

FunctionalState NewState)

Enables or disables the AHB1 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC AHB1Periph GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOG: GPIOG clock RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOI clock RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_GPIOI: GPIOI clock POOLAHB4Periph_GPIO: GPIO: GPIO: Health POOLAHB4Periph_GPIO: GPIO: Health POOLAHB4Periph_GPIOI: GPIO: Health POOLAHB4Periph_GPIO: Health POOLAHB
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.3 RCC_AHB1PeriphClockLPModeCmd()

void RCC_AHB1PeriphClockLPModeCmd (

```
uint32_t RCC_AHB1Periph,
FunctionalState NewState )
```

Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.4 RCC_AHB1PeriphResetCmd()

void $RCC_AHB1PeriphResetCmd$ (

```
uint32_t RCC_AHB1Periph,
FunctionalState NewState )
```

Forces or releases AHB1 peripheral reset.

Parameters

RCC_AHB1Periph	specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.5 RCC_AHB2PeriphClockCmd()

Enables or disables the AHB2 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.6 RCC_AHB2PeriphClockLPModeCmd()

Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.7 RCC_AHB2PeriphResetCmd()

Forces or releases AHB2 peripheral reset.

Parameters

RCC_AHB2Periph	specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.8 RCC_AHB3PeriphClockCmd()

Enables or disables the AHB3 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.9 RCC_AHB3PeriphClockLPModeCmd()

Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.10 RCC_AHB3PeriphResetCmd()

Forces or releases AHB3 peripheral reset.

Parameters

RCC_AHB3Periph	specifies the AHB3 peripheral to reset. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.11 RCC_APB1PeriphClockCmd()

Enables or disables the Low Speed APB (APB1) peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_APB1Periph	specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB1Periph_TIM2: TIM2 clock
	RCC_APB1Periph_TIM3: TIM3 clock
	RCC_APB1Periph_TIM4: TIM4 clock
	RCC_APB1Periph_TIM5: TIM5 clock
	RCC_APB1Periph_TIM6: TIM6 clock
	RCC_APB1Periph_TIM7: TIM7 clock
	RCC_APB1Periph_TIM12: TIM12 clock
	RCC_APB1Periph_TIM13: TIM13 clock
	RCC_APB1Periph_TIM14: TIM14 clock
	RCC_APB1Periph_WWDG: WWDG clock
	RCC_APB1Periph_SPI2: SPI2 clock
	RCC_APB1Periph_SPI3: SPI3 clock
	RCC_APB1Periph_USART2: USART2 clock
	RCC_APB1Periph_USART3: USART3 clock
	RCC_APB1Periph_UART4: UART4 clock
	RCC_APB1Periph_UART5: UART5 clock
	RCC_APB1Periph_I2C1: I2C1 clock
	RCC_APB1Periph_I2C2: I2C2 clock
	RCC_APB1Periph_I2C3: I2C3 clock
	RCC_APB1Periph_CAN1: CAN1 clock
	RCC_APB1Periph_CAN2: CAN2 clock
	RCC_APB1Periph_PWR: PWR clock
	RCC_APB1Periph_DAC: DAC clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.12 RCC_APB1PeriphClockLPModeCmd()

Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_APB1Periph	specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB1Periph_TIM2: TIM2 clock
	RCC_APB1Periph_TIM3: TIM3 clock
	RCC_APB1Periph_TIM4: TIM4 clock
	RCC_APB1Periph_TIM5: TIM5 clock
	RCC_APB1Periph_TIM6: TIM6 clock
	RCC_APB1Periph_TIM7: TIM7 clock
	RCC_APB1Periph_TIM12: TIM12 clock
	RCC_APB1Periph_TIM13: TIM13 clock
	RCC_APB1Periph_TIM14: TIM14 clock
	RCC_APB1Periph_WWDG: WWDG clock
	RCC_APB1Periph_SPI2: SPI2 clock
	RCC_APB1Periph_SPI3: SPI3 clock
	RCC_APB1Periph_USART2: USART2 clock
	RCC_APB1Periph_USART3: USART3 clock
	RCC_APB1Periph_UART4: UART4 clock
	RCC_APB1Periph_UART5: UART5 clock
	RCC_APB1Periph_I2C1: I2C1 clock
	RCC_APB1Periph_I2C2: I2C2 clock
	RCC_APB1Periph_I2C3: I2C3 clock
	RCC_APB1Periph_CAN1: CAN1 clock
	RCC_APB1Periph_CAN2: CAN2 clock
	RCC_APB1Periph_PWR: PWR clock
	RCC_APB1Periph_DAC: DAC clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.13 RCC_APB1PeriphResetCmd()

Forces or releases Low Speed APB (APB1) peripheral reset.

Parameters

RCC_APB1Periph	specifies the APB1 peripheral to reset. This parameter can be any combination of the following values:
	RCC_APB1Periph_TIM2: TIM2 clock
	RCC_APB1Periph_TIM3: TIM3 clock
	RCC_APB1Periph_TIM4: TIM4 clock
	RCC_APB1Periph_TIM5: TIM5 clock
	RCC_APB1Periph_TIM6: TIM6 clock
	RCC_APB1Periph_TIM7: TIM7 clock
	RCC_APB1Periph_TIM12: TIM12 clock
	RCC_APB1Periph_TIM13: TIM13 clock
	RCC_APB1Periph_TIM14: TIM14 clock
	RCC_APB1Periph_WWDG: WWDG clock
	RCC_APB1Periph_SPI2: SPI2 clock
	RCC_APB1Periph_SPI3: SPI3 clock
	RCC_APB1Periph_USART2: USART2 clock
	RCC_APB1Periph_USART3: USART3 clock
	RCC_APB1Periph_UART4: UART4 clock
	RCC_APB1Periph_UART5: UART5 clock
	RCC_APB1Periph_I2C1: I2C1 clock
	RCC_APB1Periph_I2C2: I2C2 clock
	RCC_APB1Periph_I2C3: I2C3 clock
	RCC_APB1Periph_CAN1: CAN1 clock
	RCC_APB1Periph_CAN2: CAN2 clock
	RCC_APB1Periph_PWR: PWR clock
	RCC_APB1Periph_DAC: DAC clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.14 RCC_APB2PeriphClockCmd()

Enables or disables the High Speed APB (APB2) peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	 RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	 RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.15 RCC_APB2PeriphClockLPModeCmd()

Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.16 RCC_APB2PeriphResetCmd()

Forces or releases High Speed APB (APB2) peripheral reset.

Parameters

RCC_APB2Periph	specifies the APB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.17 RCC_BackupResetCmd()

```
\label{eq:cc_backupResetCmd} \mbox{ void RCC\_BackupResetCmd (} \\ \mbox{ FunctionalState } \mbox{ NewState )}
```

Forces or releases the Backup domain reset.

Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register.

The BKPSRAM is not affected by this reset.

Parameters

NewState	new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE.
----------	---

Return values

None

4.1.5.3.18 RCC_ClearFlag()

Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_WDGRST, RCC_FLAG_WDGRST, RCC_FLAG_LPWRRST.

Parameters

None

Return values

None

4.1.5.3.19 RCC_ClearITPendingBit()

Clears the RCC's interrupt pending bits.

Parameters

RCC↔ _IT

specifies the interrupt pending bit to clear. This parameter can be any combination of the following values:

- RCC_IT_LSIRDY: LSI ready interrupt
- RCC_IT_LSERDY: LSE ready interrupt
- RCC_IT_HSIRDY: HSI ready interrupt
- RCC_IT_HSERDY: HSE ready interrupt
- RCC_IT_PLLRDY: main PLL ready interrupt
- RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
- RCC_IT_CSS: Clock Security System interrupt

Return values

None

4.1.5.3.20 RCC_ClockSecuritySystemCmd()

```
\begin{tabular}{ll} \beg
```

Enables or disables the Clock Security System.

Note

If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.

Parameters

NewState new state of the Clock Security System. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.21 RCC_Delnit()

```
void RCC_DeInit (
     void )
```

Resets the RCC clock configuration to the default reset state.

Note

The default reset state of the clock configuration is given below:

- · HSI ON and used as system clock source
- · HSE, PLL and PLLI2S OFF
- AHB, APB1 and APB2 prescaler set to 1.
- CSS, MCO1 and MCO2 OFF
- · All interrupts disabled

This function doesn't modify the configuration of the

- · Peripheral clocks
- · LSI, LSE and RTC clocks

Parameters

None

Return values

None

4.1.5.3.22 RCC GetClocksFreq()

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

Note

The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:

If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)

If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)

If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) or HSI_VALUE(*) multiplied/divided by the PLL factors.

- (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.

The result of this function could be not correct when using fractional value for HSE crystal.

Parameters

RCC Clocks	pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies.
------------	--

Note

This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters.

Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.

Return values

None

4.1.5.3.23 RCC_GetFlagStatus()

```
FlagStatus RCC_GetFlagStatus ( uint8_t RCC_FLAG )
```

Checks whether the specified RCC flag is set or not.

Parameters

Return values

The new state of RCC_FLAG (SET or RESET).

4.1.5.3.24 RCC_GetITStatus()

Checks whether the specified RCC interrupt has occurred or not.

Parameters

RCC↔ _IT

specifies the RCC interrupt source to check. This parameter can be one of the following values:

- RCC_IT_LSIRDY: LSI ready interrupt
- RCC_IT_LSERDY: LSE ready interrupt
- RCC_IT_HSIRDY: HSI ready interrupt
- RCC_IT_HSERDY: HSE ready interrupt
- RCC_IT_PLLRDY: main PLL ready interrupt
- RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
- RCC_IT_CSS: Clock Security System interrupt

Return values

The new state of RCC_IT (SET or RESET).

4.1.5.3.25 RCC_GetSYSCLKSource()

Returns the clock source used as system clock.

Parameters

None

Return values

The clock source used as system clock. The returned value can be one of the following:

- 0x00: HSI used as system clock
- 0x04: HSE used as system clock
- 0x08: PLL used as system clock

4.1.5.3.26 RCC_HCLKConfig()

Configures the AHB clock (HCLK).

Note

Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions")

Parameters

RCC SYSCLK

defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values:

- RCC_SYSCLK_Div1: AHB clock = SYSCLK
- RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
- RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
- RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
- RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
- RCC SYSCLK Div64: AHB clock = SYSCLK/64
- RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
- RCC SYSCLK Div256: AHB clock = SYSCLK/256
- RCC_SYSCLK_Div512: AHB clock = SYSCLK/512

Return values

None

4.1.5.3.27 RCC_HSEConfig()

Configures the External High Speed oscillator (HSE).

Note

After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock.

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it).

The HSE is stopped by hardware when entering STOP and STANDBY modes.

This function reset the CSSON bit, so if the Clock security system(CSS) was previously enabled you have to enable it again after calling this function.

Parameters

RCC HSE

specifies the new state of the HSE. This parameter can be one of the following values:

- RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles.
- · RCC_HSE_ON: turn ON the HSE oscillator
- RCC_HSE_Bypass: HSE oscillator bypassed with external clock

Return values

None

4.1.5.3.28 RCC_HSICmd()

Enables or disables the Internal High Speed oscillator (HSI).

Note

The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI.

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source.

Parameters

NewState	new state of the HSI. This parameter can be: ENABLE or DISABLE.

Note

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles.

Return values

None

4.1.5.3.29 RCC_I2SCLKConfig()

Configures the I2S clock source (I2SCLK).

Note

This function must be called before enabling the I2S APB clock.

Parameters

RCC_I2SCLKSource	specifies the I2S clock source. This parameter can be one of the following values:
	 RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
	 RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin used as I2S clock source

Return values

None

4.1.5.3.30 RCC_ITConfig()

Enables or disables the specified RCC interrupts.

Parameters

RCC_IT	specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values:
	RCC_IT_LSIRDY: LSI ready interrupt
	RCC_IT_LSERDY: LSE ready interrupt
	RCC_IT_HSIRDY: HSI ready interrupt
	RCC_IT_HSERDY: HSE ready interrupt
	RCC_IT_PLLRDY: main PLL ready interrupt
	RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
NewState	new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.31 RCC_LSEConfig()

```
void RCC_LSEConfig ( \label{eq:lseconfig} \mbox{uint8\_t} \ \ \mbox{\it RCC\_LSE} \ )
```

Configures the External Low Speed oscillator (LSE).

Note

As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset).

After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC.

Parameters

RCC LSE

specifies the new state of the LSE. This parameter can be one of the following values:

- RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
- · RCC LSE ON: turn ON the LSE oscillator
- RCC_LSE_Bypass: LSE oscillator bypassed with external clock

Return values

None

4.1.5.3.32 RCC_LSICmd()

```
void RCC_LSICmd ( \label{eq:conditional} FunctionalState \ \textit{NewState} \ )
```

Enables or disables the Internal Low Speed oscillator (LSI).

Note

After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC.

LSI can not be disabled if the IWDG is running.

Parameters

Note

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles.

Return values

None

4.1.5.3.33 RCC_MCO1Config()

Selects the clock source to output on MCO1 pin(PA8).

Note

PA8 should be configured in alternate function mode.

Parameters

RCC_MCO1Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
	RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
	RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
	RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
RCC_MCO1Div	specifies the MCO1 prescaler. This parameter can be one of the following values:
	RCC_MCO1Div_1: no division applied to MCO1 clock
	RCC_MCO1Div_2: division by 2 applied to MCO1 clock
	RCC_MCO1Div_3: division by 3 applied to MCO1 clock
	RCC_MCO1Div_4: division by 4 applied to MCO1 clock
	RCC_MCO1Div_5: division by 5 applied to MCO1 clock

Return values

None

4.1.5.3.34 RCC_MCO2Config()

Selects the clock source to output on MCO2 pin(PC9).

Note

PC9 should be configured in alternate function mode.

Parameters

RCC_MCO2Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
	RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
	RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
	RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source

Parameters

RCC_MCO2Div	specifies the MCO2 prescaler. This parameter can be one of the following values:
	RCC_MCO2Div_1: no division applied to MCO2 clock
	RCC_MCO2Div_2: division by 2 applied to MCO2 clock
	RCC_MCO2Div_3: division by 3 applied to MCO2 clock
	RCC_MCO2Div_4: division by 4 applied to MCO2 clock
	RCC_MCO2Div_5: division by 5 applied to MCO2 clock

Return values

None

4.1.5.3.35 RCC_PCLK1Config()

Configures the Low Speed APB clock (PCLK1).

Parameters

RCC_HCLK

defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC_HCLK_Div1: APB1 clock = HCLK
- RCC_HCLK_Div2: APB1 clock = HCLK/2
- RCC_HCLK_Div4: APB1 clock = HCLK/4
- RCC_HCLK_Div8: APB1 clock = HCLK/8
- RCC_HCLK_Div16: APB1 clock = HCLK/16

Return values

None

4.1.5.3.36 RCC_PCLK2Config()

Configures the High Speed APB clock (PCLK2).

Parameters

defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: RCC_HCLK_Div1: APB2 clock = HCLK RCC_HCLK_Div2: APB2 clock = HCLK/2 RCC_HCLK_Div4: APB2 clock = HCLK/4 RCC_HCLK_Div8: APB2 clock = HCLK/8 RCC_HCLK_Div16: APB2 clock = HCLK/16

Return values

None

4.1.5.3.37 RCC PLLCmd()

Enables or disables the main PLL.

Note

After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source.

The main PLL can not be disabled if it is used as system clock source

The main PLL is disabled by hardware when entering STOP and STANDBY modes.

Parameters

NewState new state of the main PLL. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.38 RCC_PLLConfig()

Configures the main PLL clock source, multiplication and division factors.

Note

This function must be used only when the main PLL is disabled.

Parameters

RCC_PLLSource	specifies the PLL entry clock source. This parameter can be one of the following values:
	RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
	RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry

Note

This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.

Parameters

Note

You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.

Parameters

PLLN	specifies the multiplication factor for PLL VCO output clock This parameter must be a number between	
	192 and 432.	

Note

You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

Parameters

PLLP	specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the
	range {2, 4, 6, or 8}.

Note

You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency.

Parameters

PLLQ	specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number
	between 4 and 15.

Note

If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly.

Return values

None

4.1.5.3.39 RCC_PLLI2SCmd()

Enables or disables the PLLI2S.

Note

The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.

Parameters

	NewState	new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
--	----------	--

Return values

None

4.1.5.3.40 RCC_PLLI2SConfig()

Configures the PLLI2S clock multiplication and division factors.

Note

This function must be used only when the PLLI2S is disabled.

PLLI2S clock source is common with the main PLL (configured in RCC_PLLConfig function)

Parameters

PLLI2SN	specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number	
	between 192 and 432.	

Note

You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

Parameters

PLLI2SR	specifies the division factor for I2S clock This parameter must be a number between 2 and 7.
---------	--

Note

You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency.

Return values

None

4.1.5.3.41 RCC_RTCCLKCmd()

```
\begin{tabular}{ll} \beg
```

Enables or disables the RTC clock.

Note

This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function

Parameters

NewState | new state of the RTC clock. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.3.42 RCC_RTCCLKConfig()

Configures the RTC clock (RTCCLK).

Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using RCC_BackupResetCmd() function, or by a Power On Reset (POR).

Parameters

RCC_RTCCLKSource	specifies the RTC clock source. This parameter can be one of the following values:
	 RCC_RTCCLKSource_LSE: LSE selected as RTC clock
	RCC_RTCCLKSource_LSI: LSI selected as RTC clock
	 RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]

Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

Return values

None

4.1.5.3.43 RCC_SYSCLKConfig()

```
void RCC_SYSCLKConfig (
          uint32_t RCC_SYSCLKSource )
```

Configures the system clock (SYSCLK).

Note

The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use RCC_GetSYSCLKSource() function to know which clock is currently used as system clock source.

Parameters

RCC_SYSCLKSource	specifies the clock source used as system clock. This parameter can be one of the following values:
	RCC_SYSCLKSource_HSI: HSI selected as system clock source
	RCC_SYSCLKSource_HSE: HSE selected as system clock source
	RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source

Return values

None

4.1.5.3.44 RCC_WaitForHSEStartUp()

Waits for HSE start-up.

Note

This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE← _STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending on the HSE crystal used in your application.

Parameters

None

Return values

An ErrorStatus enumeration value:

· SUCCESS: HSE oscillator is stable and ready to use

· ERROR: HSE oscillator not yet ready

4.1.5.4 RCC_Private_Functions

Modules

· Internal and external clocks, PLL, CSS and MCO configuration functions

Internal and external clocks, PLL, CSS and MCO configuration functions.

System AHB and APB busses clocks configuration functions

System, AHB and APB busses clocks configuration functions.

· Peripheral clocks configuration functions

Peripheral clocks configuration functions.

· Interrupts and flags management functions

Interrupts and flags management functions.

4.1.5.4.1 Detailed Description

4.1.5.4.2 Internal and external clocks, PLL, CSS and MCO configuration functions

Internal and external clocks, PLL, CSS and MCO configuration functions.

Functions

void RCC DeInit (void)

Resets the RCC clock configuration to the default reset state.

void RCC_HSEConfig (uint8_t RCC_HSE)

Configures the External High Speed oscillator (HSE).

ErrorStatus RCC_WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC AdjustHSICalibrationValue (uint8 t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC_HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC_LSEConfig (uint8_t RCC_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC_LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC_PLLConfig (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC_PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC_PLLI2SConfig (uint32_t PLLI2SN, uint32_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC_PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

- void RCC_MCO1Config (uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 Selects the clock source to output on MCO1 pin(PA8).
- void RCC_MCO2Config (uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 Selects the clock source to output on MCO2 pin(PC9).

4.1.5.4.2.1 Detailed Description

Internal and external clocks, PLL, CSS and MCO configuration functions.

Internal/external clocks, PLL, CSS and MCO configuration functions

This section provide functions allowing to configure the internal/external clocks, PLLs, CSS and MCO pins.

- 1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through the PLL as System clock source.
- 2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC clock source.
- 3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or through the PLL as System clock source. Can be used also as RTC clock source.
- 4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
- 5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 - The first output is used to generate the high speed system clock (up to 168 MHz)
 - The second output is used to generate the clock for the USB OTG FS (48 MHz), the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
- 6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve high-quality audio performance on the I2S interface.
- 7. CSS (Clock security system), once enable and if a HSE clock failure occurs (HSE used directly or through PLL as System clock source), the System clock is automatically switched to HSI and an interrupt is generated if enabled. The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
- 8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL clock (through a configurable prescaler) on PA8 pin.
- 9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S clock (through a configurable prescaler) on PC9 pin.

4.1.5.4.2.2 Function Documentation

RCC AdjustHSlCalibrationValue()

Adjusts the Internal High Speed oscillator (HSI) calibration value.

Note

The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC.

Parameters

HSICalibrationValue	specifies the calibration trimming value. This parameter must be a number between 0
	and 0x1F.

Return values

None

RCC_ClockSecuritySystemCmd()

```
\begin{tabular}{ll} \beg
```

Enables or disables the Clock Security System.

Note

If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.

Parameters

NewState | new state of the Clock Security System. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_DeInit()

```
void RCC_DeInit (
     void )
```

Resets the RCC clock configuration to the default reset state.

Note

The default reset state of the clock configuration is given below:

- · HSI ON and used as system clock source
- · HSE, PLL and PLLI2S OFF
- AHB, APB1 and APB2 prescaler set to 1.
- · CSS, MCO1 and MCO2 OFF
- · All interrupts disabled

This function doesn't modify the configuration of the

- · Peripheral clocks
- · LSI, LSE and RTC clocks

Parameters

None

Return values

None

RCC_HSEConfig()

Configures the External High Speed oscillator (HSE).

Note

After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock.

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it).

The HSE is stopped by hardware when entering STOP and STANDBY modes.

This function reset the CSSON bit, so if the Clock security system(CSS) was previously enabled you have to enable it again after calling this function.

Parameters

RCC HSE

specifies the new state of the HSE. This parameter can be one of the following values:

- RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles.
- · RCC HSE ON: turn ON the HSE oscillator
- · RCC HSE Bypass: HSE oscillator bypassed with external clock

Return values

None

RCC_HSICmd()

Enables or disables the Internal High Speed oscillator (HSI).

Note

The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI.

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source.

Parameters

new state of the HSI. This parameter can be: ENABLE or DISABLE.	NewState
---	----------

Note

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles.

Return values

None

RCC_LSEConfig()

Configures the External Low Speed oscillator (LSE).

Note

As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset).

After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC.

Parameters

RCC LSE

specifies the new state of the LSE. This parameter can be one of the following values:

- RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
- RCC_LSE_ON: turn ON the LSE oscillator
- RCC_LSE_Bypass: LSE oscillator bypassed with external clock

Return values

None

RCC_LSICmd()

Enables or disables the Internal Low Speed oscillator (LSI).

Note

After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC.

LSI can not be disabled if the IWDG is running.

Parameters

NewState	new state of the LSI. This parameter can be: ENABLE or DISABLE.
----------	---

Note

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles.

Return values

None

RCC_MCO1Config()

Selects the clock source to output on MCO1 pin(PA8).

Note

PA8 should be configured in alternate function mode.

Parameters

RCC_MCO1Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
	RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
	RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
	RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
RCC_MCO1Div	specifies the MCO1 prescaler. This parameter can be one of the following values:
	RCC_MCO1Div_1: no division applied to MCO1 clock
	RCC_MCO1Div_2: division by 2 applied to MCO1 clock
	RCC_MCO1Div_3: division by 3 applied to MCO1 clock
	RCC_MCO1Div_4: division by 4 applied to MCO1 clock
	RCC_MCO1Div_5: division by 5 applied to MCO1 clock

Return values

None

RCC_MCO2Config()

Selects the clock source to output on MCO2 pin(PC9).

Note

PC9 should be configured in alternate function mode.

Parameters

RCC_MCO2Source	specifies the clock source to output. This parameter can be one of the following values:
	RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
	RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
	RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
	RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
RCC_MCO2Div	specifies the MCO2 prescaler. This parameter can be one of the following values:
	RCC_MCO2Div_1: no division applied to MCO2 clock
	RCC_MCO2Div_2: division by 2 applied to MCO2 clock
	RCC_MCO2Div_3: division by 3 applied to MCO2 clock
	RCC_MCO2Div_4: division by 4 applied to MCO2 clock
	RCC_MCO2Div_5: division by 5 applied to MCO2 clock

Return values

None

RCC_PLLCmd()

Enables or disables the main PLL.

Note

After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source.

The main PLL can not be disabled if it is used as system clock source

The main PLL is disabled by hardware when entering STOP and STANDBY modes.

Parameters

NewState	new state of the main PLL. This parameter can be: ENABLE or DISABLE.
----------	--

Return values

None

RCC_PLLConfig()

uint32_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

Note

This function must be used only when the main PLL is disabled.

Parameters

RCC_PLLSource	specifies the PLL entry clock source. This parameter can be one of the following values:
	RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
	RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry

Note

This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.

Parameters

Note

You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter.

Parameters

PLLN	specifies the multiplication factor for PLL VCO output clock This parameter must be a number between
	192 and 432.

Note

You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

Parameters

PLLP	specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the
	range {2, 4, 6, or 8}.

Note

You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency.

Parameters

PLLQ	specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number	
	between 4 and 15.	

Note

If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly.

Return values

None

RCC_PLLI2SCmd()

Enables or disables the PLLI2S.

Note

The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.

Parameters

NewState new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_PLLI2SConfig()

Configures the PLLI2S clock multiplication and division factors.

Note

This function must be used only when the PLLI2S is disabled.

PLLI2S clock source is common with the main PLL (configured in RCC_PLLConfig function)

Parameters

PLLI2SN	specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number
	between 192 and 432.

Note

You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz.

Parameters

Note

You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency.

Return values

None

RCC_WaitForHSEStartUp()

Waits for HSE start-up.

Note

This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set. The timeout value is defined by the constant HSE←_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending on the HSE crystal used in your application.

Parameters

None

Return values

An | ErrorStatus enumeration value:

- · SUCCESS: HSE oscillator is stable and ready to use
- · ERROR: HSE oscillator not yet ready

4.1.5.4.3 System AHB and APB busses clocks configuration functions

System, AHB and APB busses clocks configuration functions.

Functions

void RCC_SYSCLKConfig (uint32_t RCC_SYSCLKSource)

Configures the system clock (SYSCLK).

uint8 t RCC GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC_HCLKConfig (uint32_t RCC_SYSCLK)

Configures the AHB clock (HCLK).

void RCC PCLK1Config (uint32 t RCC HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC_PCLK2Config (uint32_t RCC_HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC_GetClocksFreq (RCC_ClocksTypeDef *RCC_Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

4.1.5.4.3.1 Detailed Description

System, AHB and APB busses clocks configuration functions.

System, AHB and APB busses clocks configuration functions

This section provide functions allowing to configure the System, AHB, APB1 and APB2 busses clocks.

1. Several clock sources can be used to drive the System clock (SYSCLK): \mbox{HSI} , \mbox{HSE} and \mbox{PLL} .

The AHB clock (HCLK) is derived from System clock through configurable prescaler and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through configurable prescalers and used to clock the peripherals mapped on these busses. You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.

@note All the peripheral clocks are derived from the System clock (SYSCLK) except:

- I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or from an external clock mapped on the I2S_CKIN pin.
- You have to use RCC_I2SCLKConfig() function to configure this clock.

 RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd() functions to configure this clock.
- USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz to work correctly, while the SDIO require a frequency equal or lower than to 48. This clock is derived of the main PLL through PLLQ divider.
- IWDG clock which is always the LSI clock.
- 2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz. Depending on the device voltage range, the maximum frequency should be adapted accordingly:

Latency	HCLK clock frequency (MHz)			
	2.7 V - 3.6 V	voltage range	voltage range 2.1 V - 2.4 V	voltage range
OWS(1CPU cycle)	0 < HCLK <= 30	0 < HCLK <= 24	 0 < HCLK <= 18	0 < HCLK <= 16
1WS(2CPU cycle)	30 < HCLK <= 60	24 < HCLK <= 48	18 < HCLK <= 36	16 < HCLK <= 32
2WS(3CPU cycle)	60 < HCLK <= 90	48 < HCLK <= 72	'	32 < HCLK <= 48
3WS(4CPU cycle)	90 < HCLK <= 120	72 < HCLK <= 96		48 < HCLK <= 64
4WS(5CPU cycle)	120< HCLK <= 150	96 < HCLK <= 120		64 < HCLK <= 80
5WS(6CPU cycle)	120< HCLK <= 168	120< HCLK <= 144	90 < HCLK <= 108	80 < HCLK <= 96
6WS(7CPU cycle)	NA I	144< HCLK <= 168	108 < HCLK <= 120	96 < HCLK <= 112
'		'	'	112 < HCLK <= 120

@note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.

4.1.5.4.3.2 Function Documentation

RCC_GetClocksFreq()

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

Note

The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:

If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)

If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)

If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) or HSI_VALUE(*) multiplied/divided by the PLL factors.

- (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.

The result of this function could be not correct when using fractional value for HSE crystal.

Parameters

RCC_Clocks pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies.

Note

This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters.

Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.

Return values

None

RCC_GetSYSCLKSource()

Returns the clock source used as system clock.

Parameters

None

Return values

The clock source used as system clock. The returned value can be one of the following:

- 0x00: HSI used as system clock
- 0x04: HSE used as system clock
- 0x08: PLL used as system clock

RCC_HCLKConfig()

Configures the AHB clock (HCLK).

Note

Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions")

Parameters

RCC SYSCLK

defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values:

- RCC_SYSCLK_Div1: AHB clock = SYSCLK
- RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
- RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
- RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
- RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
- RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
- RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
- RCC SYSCLK Div256: AHB clock = SYSCLK/256
- RCC_SYSCLK_Div512: AHB clock = SYSCLK/512

Return values

None

RCC_PCLK1Config()

Configures the Low Speed APB clock (PCLK1).

Parameters

RCC_HCLK

defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC_HCLK_Div1: APB1 clock = HCLK
- RCC HCLK Div2: APB1 clock = HCLK/2
- RCC_HCLK_Div4: APB1 clock = HCLK/4
- RCC_HCLK_Div8: APB1 clock = HCLK/8
- RCC HCLK Div16: APB1 clock = HCLK/16

Return values

None

RCC_PCLK2Config()

Configures the High Speed APB clock (PCLK2).

Parameters

RCC HCLK

defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values:

- RCC_HCLK_Div1: APB2 clock = HCLK
- RCC HCLK Div2: APB2 clock = HCLK/2
- RCC_HCLK_Div4: APB2 clock = HCLK/4
- RCC HCLK Div8: APB2 clock = HCLK/8
- RCC HCLK Div16: APB2 clock = HCLK/16

Return values

None

RCC_SYSCLKConfig()

Configures the system clock (SYSCLK).

Note

The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled).

A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use RCC_GetSYSCLKSource() function to know which clock is currently used as system clock source.

Parameters

RCC SYSCLKSource

specifies the clock source used as system clock. This parameter can be one of the following values:

- RCC_SYSCLKSource_HSI: HSI selected as system clock source
- · RCC SYSCLKSource HSE: HSE selected as system clock source
- RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source

Return values

None

4.1.5.4.4 Peripheral clocks configuration functions

Peripheral clocks configuration functions.

Functions

void RCC_RTCCLKConfig (uint32_t RCC_RTCCLKSource)
 Configures the RTC clock (RTCCLK).

void RCC RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC_I2SCLKConfig (uint32_t RCC_I2SCLKSource)

Configures the I2S clock source (I2SCLK).

- void RCC_AHB1PeriphClockCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Enables or disables the AHB1 peripheral clock.
- void RCC_AHB2PeriphClockCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState) Enables or disables the AHB2 peripheral clock.
- void RCC_AHB3PeriphClockCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Enables or disables the AHB3 peripheral clock.
- void RCC_APB1PeriphClockCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

 Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC_APB2PeriphClockCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)

 Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC_AHB1PeriphResetCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Forces or releases AHB1 peripheral reset.
- void RCC_AHB2PeriphResetCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)
 Forces or releases AHB2 peripheral reset.
- void RCC_AHB3PeriphResetCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Forces or releases AHB3 peripheral reset.
- void RCC_APB1PeriphResetCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)
 Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC_APB2PeriphResetCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)

 Forces or releases High Speed APB (APB2) peripheral reset.
- void RCC_AHB1PeriphClockLPModeCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)

 Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC_AHB2PeriphClockLPModeCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)
 Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC_AHB3PeriphClockLPModeCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState) Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC_APB1PeriphClockLPModeCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

 Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC_APB2PeriphClockLPModeCmd (uint32_t RCC_APB2Periph, FunctionalState NewState) Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

4.1.5.4.4.1 Detailed Description

Peripheral clocks configuration functions.

Peripheral clocks configuration functions

This section provide functions allowing to configure the Peripheral clocks.

- 1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
- 2. After restart from Reset or wakeup from STANDBY, all peripherals are off except internal SRAM, Flash and JTAG. Before to start using a peripheral you have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd() , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
- 3. To reset the peripherals configuration (to the default state after device reset) you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and RCC_APB1PeriphResetCmd() functions.
- 4. To further reduce power consumption in SLEEP mode the peripheral clocks can be disabled prior to executing the WFI or WFE instructions. You can do this using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and RCC_APB1PeriphClockLPModeCmd() functions.

4.1.5.4.4.2 Function Documentation

RCC AHB1PeriphClockCmd()

Enables or disables the AHB1 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB1PeriphClockLPModeCmd()

Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_AHBPeriph	specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock
	RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock
	RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
	RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB1PeriphResetCmd()

Forces or releases AHB1 peripheral reset.

Parameters

RCC_AHB1Periph	specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB1Periph_GPIOA: GPIOA clock
	RCC_AHB1Periph_GPIOB: GPIOB clock
	RCC_AHB1Periph_GPIOC: GPIOC clock
	RCC_AHB1Periph_GPIOD: GPIOD clock
	RCC_AHB1Periph_GPIOE: GPIOE clock
	RCC_AHB1Periph_GPIOF: GPIOF clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOG: GPIOG clock
	RCC_AHB1Periph_GPIOI: GPIOI clock
	RCC_AHB1Periph_CRC: CRC clock
	RCC_AHB1Periph_DMA1: DMA1 clock
	RCC_AHB1Periph_DMA2: DMA2 clock
	RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
	RCC_AHB1Periph_OTG_HS: USB OTG HS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB2PeriphClockCmd()

Enables or disables the AHB2 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB2PeriphClockLPModeCmd()

Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_AHBPeriph	specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB2PeriphResetCmd()

Forces or releases AHB2 peripheral reset.

Parameters

RCC_AHB2Periph	specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_AHB2Periph_DCMI: DCMI clock
	RCC_AHB2Periph_CRYP: CRYP clock
	RCC_AHB2Periph_HASH: HASH clock
	RCC_AHB2Periph_RNG: RNG clock
	RCC_AHB2Periph_OTG_FS: USB OTG FS clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB3PeriphClockCmd()

Enables or disables the AHB3 peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB3PeriphClockLPModeCmd()

Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_AHBPeriph	specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_AHB3PeriphResetCmd()

Forces or releases AHB3 peripheral reset.

Parameters

RCC_AHB3Periph	specifies the AHB3 peripheral to reset. This parameter must be: RCC_AHB3Periph_FSMC
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_APB1PeriphClockCmd()

Enables or disables the Low Speed APB (APB1) peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_APB1Periph	specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB1Periph_TIM2: TIM2 clock
	RCC_APB1Periph_TIM3: TIM3 clock
	RCC_APB1Periph_TIM4: TIM4 clock
	RCC_APB1Periph_TIM5: TIM5 clock
	RCC_APB1Periph_TIM6: TIM6 clock
	RCC_APB1Periph_TIM7: TIM7 clock
	RCC_APB1Periph_TIM12: TIM12 clock
	RCC_APB1Periph_TIM13: TIM13 clock
	RCC_APB1Periph_TIM14: TIM14 clock
	RCC_APB1Periph_WWDG: WWDG clock
	RCC_APB1Periph_SPI2: SPI2 clock
	RCC_APB1Periph_SPI3: SPI3 clock
	RCC_APB1Periph_USART2: USART2 clock
	RCC_APB1Periph_USART3: USART3 clock
	RCC_APB1Periph_UART4: UART4 clock
	RCC_APB1Periph_UART5: UART5 clock
	RCC_APB1Periph_I2C1: I2C1 clock
	RCC_APB1Periph_I2C2: I2C2 clock
	RCC_APB1Periph_I2C3: I2C3 clock
	RCC_APB1Periph_CAN1: CAN1 clock
	RCC_APB1Periph_CAN2: CAN2 clock
	RCC_APB1Periph_PWR: PWR clock
	RCC_APB1Periph_DAC: DAC clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_APB1PeriphClockLPModeCmd()

void RCC_APB1PeriphClockLPModeCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_APB1Periph	specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB1Periph_TIM2: TIM2 clock
	RCC_APB1Periph_TIM3: TIM3 clock
	RCC_APB1Periph_TIM4: TIM4 clock
	RCC_APB1Periph_TIM5: TIM5 clock
	RCC_APB1Periph_TIM6: TIM6 clock
	RCC_APB1Periph_TIM7: TIM7 clock
	RCC_APB1Periph_TIM12: TIM12 clock
	RCC_APB1Periph_TIM13: TIM13 clock
	RCC_APB1Periph_TIM14: TIM14 clock
	RCC_APB1Periph_WWDG: WWDG clock
	RCC_APB1Periph_SPI2: SPI2 clock
	RCC_APB1Periph_SPI3: SPI3 clock
	RCC_APB1Periph_USART2: USART2 clock
	RCC_APB1Periph_USART3: USART3 clock
	RCC_APB1Periph_UART4: UART4 clock
	RCC_APB1Periph_UART5: UART5 clock
	RCC_APB1Periph_I2C1: I2C1 clock
	RCC_APB1Periph_I2C2: I2C2 clock
	RCC_APB1Periph_I2C3: I2C3 clock
	RCC_APB1Periph_CAN1: CAN1 clock
	RCC_APB1Periph_CAN2: CAN2 clock
	RCC_APB1Periph_PWR: PWR clock
	RCC_APB1Periph_DAC: DAC clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_APB1PeriphResetCmd()

Forces or releases Low Speed APB (APB1) peripheral reset.

Parameters

RCC_APB1Periph	specifies the APB1 peripheral to reset. This parameter can be any combination of the following values:
	RCC_APB1Periph_TIM2: TIM2 clock
	RCC_APB1Periph_TIM3: TIM3 clock
	RCC_APB1Periph_TIM4: TIM4 clock
	RCC_APB1Periph_TIM5: TIM5 clock
	RCC_APB1Periph_TIM6: TIM6 clock
	RCC_APB1Periph_TIM7: TIM7 clock
	RCC_APB1Periph_TIM12: TIM12 clock
	RCC_APB1Periph_TIM13: TIM13 clock
	RCC_APB1Periph_TIM14: TIM14 clock
	RCC_APB1Periph_WWDG: WWDG clock
	RCC_APB1Periph_SPI2: SPI2 clock
	RCC_APB1Periph_SPI3: SPI3 clock
	RCC_APB1Periph_USART2: USART2 clock
	RCC_APB1Periph_USART3: USART3 clock
	RCC_APB1Periph_UART4: UART4 clock
	RCC_APB1Periph_UART5: UART5 clock
	RCC_APB1Periph_I2C1: I2C1 clock
	RCC_APB1Periph_I2C2: I2C2 clock
	RCC_APB1Periph_I2C3: I2C3 clock
	RCC_APB1Periph_CAN1: CAN1 clock
	RCC_APB1Periph_CAN2: CAN2 clock
	RCC_APB1Periph_PWR: PWR clock
	RCC_APB1Periph_DAC: DAC clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_APB2PeriphClockCmd()

Enables or disables the High Speed APB (APB2) peripheral clock.

Note

After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.

Parameters

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_APB2PeriphClockLPModeCmd()

Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

Note

Peripheral clock gating in SLEEP mode can be used to further reduce power consumption.

After wakeup from SLEEP mode, the peripheral clock is enabled again.

By default, all peripheral clocks are enabled during SLEEP mode.

Parameters

RCC_APB2Periph	specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_APB2PeriphResetCmd()

Forces or releases High Speed APB (APB2) peripheral reset.

Parameters

RCC_APB2Periph	specifies the APB2 peripheral to reset. This parameter can be any combination of the following values:
	RCC_APB2Periph_TIM1: TIM1 clock
	RCC_APB2Periph_TIM8: TIM8 clock
	RCC_APB2Periph_USART1: USART1 clock
	RCC_APB2Periph_USART6: USART6 clock
	RCC_APB2Periph_ADC1: ADC1 clock
	RCC_APB2Periph_ADC2: ADC2 clock
	RCC_APB2Periph_ADC3: ADC3 clock
	RCC_APB2Periph_SDIO: SDIO clock
	RCC_APB2Periph_SPI1: SPI1 clock
	RCC_APB2Periph_SYSCFG: SYSCFG clock
	RCC_APB2Periph_TIM9: TIM9 clock
	RCC_APB2Periph_TIM10: TIM10 clock
	RCC_APB2Periph_TIM11: TIM11 clock
NewState	new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_BackupResetCmd()

```
\label{eq:condition} \mbox{void RCC\_BackupResetCmd (} \\ \mbox{FunctionalState $NewState )}
```

Forces or releases the Backup domain reset.

Note

This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register.

The BKPSRAM is not affected by this reset.

Parameters

NewState	new state of the Backup domain reset.	This parameter can be: ENABLE or DISABLE.
----------	---------------------------------------	---

Return values

None

RCC_I2SCLKConfig()

Configures the I2S clock source (I2SCLK).

Note

This function must be called before enabling the I2S APB clock.

Parameters

specifies the I2S clock source. This parameter can be one of the following values:
 • RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
 • RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin used as I2S clock source

Return values

None

RCC_RTCCLKCmd()

Enables or disables the RTC clock.

Note

This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function.

Parameters

NewState new state of the RTC clock. This parameter can be: ENABLE or DISABLE.

Return values

None

RCC_RTCCLKConfig()

Configures the RTC clock (RTCCLK).

Note

As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset).

Once the RTC clock is configured it can't be changed unless the Backup domain is reset using RCC_BackupResetCmd() function, or by a Power On Reset (POR).

Parameters

RCC_RTCCLKSource	specifies the RTC clock source. This parameter can be one of the following values:
	RCC_RTCCLKSource_LSE: LSE selected as RTC clock
	RCC_RTCCLKSource_LSI: LSI selected as RTC clock
	 RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]

Note

If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes.

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).

Return values

None

4.1.5.4.5 Interrupts and flags management functions

Interrupts and flags management functions.

Functions

void RCC ITConfig (uint8 t RCC IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

• FlagStatus RCC_GetFlagStatus (uint8_t RCC_FLAG)

Checks whether the specified RCC flag is set or not.

void RCC_ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.

ITStatus RCC_GetITStatus (uint8_t RCC_IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC_ClearITPendingBit (uint8_t RCC_IT)

Clears the RCC's interrupt pending bits.

4.1.5.4.5.1 Detailed Description

Interrupts and flags management functions.

```
Interrupts and flags management functions
```

4.1.5.4.5.2 Function Documentation

RCC_ClearFlag()

```
void RCC_ClearFlag (
     void )
```

Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_WDGRST, RCC_FLAG_WDGRST, RCC_FLAG_LPWRRST.

Parameters

None

Return values

None

RCC_ClearITPendingBit()

Clears the RCC's interrupt pending bits.

Parameters

RCC← _IT

specifies the interrupt pending bit to clear. This parameter can be any combination of the following values:

• RCC_IT_LSIRDY: LSI ready interrupt

• RCC_IT_LSERDY: LSE ready interrupt

• RCC_IT_HSIRDY: HSI ready interrupt

• RCC_IT_HSERDY: HSE ready interrupt

• RCC_IT_PLLRDY: main PLL ready interrupt

• RCC_IT_PLLI2SRDY: PLLI2S ready interrupt

• RCC_IT_CSS: Clock Security System interrupt

Return values

None

RCC_GetFlagStatus()

```
FlagStatus RCC_GetFlagStatus ( \label{eq:cc_flag} \mbox{uint8\_t } \mbox{\it RCC\_FLAG })
```

Checks whether the specified RCC flag is set or not.

Parameters

RCC FLAG

specifies the flag to check. This parameter can be one of the following values:

- RCC_FLAG_HSIRDY: HSI oscillator clock ready
- · RCC_FLAG_HSERDY: HSE oscillator clock ready
- RCC_FLAG_PLLRDY: main PLL clock ready
- RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
- · RCC_FLAG_LSERDY: LSE oscillator clock ready
- · RCC FLAG LSIRDY: LSI oscillator clock ready
- RCC_FLAG_BORRST: POR/PDR or BOR reset
- RCC_FLAG_PINRST: Pin reset
- RCC_FLAG_PORRST: POR/PDR reset
- RCC_FLAG_SFTRST: Software reset
- · RCC FLAG IWDGRST: Independent Watchdog reset
- · RCC_FLAG_WWDGRST: Window Watchdog reset
- RCC_FLAG_LPWRRST: Low Power reset

Return values

The new state of RCC_FLAG (SET or RESET).

RCC_GetITStatus()

Checks whether the specified RCC interrupt has occurred or not.

Parameters

RCC← IT

specifies the RCC interrupt source to check. This parameter can be one of the following values:

- RCC_IT_LSIRDY: LSI ready interrupt
- RCC_IT_LSERDY: LSE ready interrupt
- RCC_IT_HSIRDY: HSI ready interrupt
- RCC_IT_HSERDY: HSE ready interrupt
- RCC_IT_PLLRDY: main PLL ready interrupt
- RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
- RCC_IT_CSS: Clock Security System interrupt

Return values

The new state of RCC_IT (SET or RESET).

RCC_ITConfig()

Enables or disables the specified RCC interrupts.

Parameters

RCC_IT	specifies the RCC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values:
	RCC_IT_LSIRDY: LSI ready interrupt
	RCC_IT_LSERDY: LSE ready interrupt
	RCC_IT_HSIRDY: HSI ready interrupt
	RCC_IT_HSERDY: HSE ready interrupt
	RCC_IT_PLLRDY: main PLL ready interrupt
	RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
NewState	new state of the specified RCC interrupts. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.5.5 RCC_Exported_Constants

Modules

- RCC HSE configuration
- RCC_PLL_Clock_Source
- RCC_System_Clock_Source
- RCC_AHB_Clock_Source
- RCC_APB1_APB2_Clock_Source
- RCC_Interrupt_Source
- RCC_LSE_Configuration
- RCC_RTC_Clock_Source
- RCC_I2S_Clock_Source
- RCC_AHB1_Peripherals
- RCC_AHB2_Peripherals
- RCC AHB3 Peripherals
- RCC_APB1_Peripherals
- RCC_APB2_Peripherals
- RCC_MCO1_Clock_Source_Prescaler
- RCC_MCO2_Clock_Source_Prescaler
- RCC_Flag

4.1.5.5.1 Detailed Description

4.1.5.5.2 RCC_HSE_configuration

Macros

```
• #define RCC_HSE_OFF ((uint8_t)0x00)
```

- #define RCC_HSE_ON ((uint8_t)0x01)
- #define RCC_HSE_Bypass ((uint8_t)0x05)
- #define IS RCC HSE(HSE)

4.1.5.5.2.1 Detailed Description

4.1.5.5.2.2 Macro Definition Documentation

IS RCC HSE

RCC HSE Bypass

```
\#define RCC_HSE_Bypass ((uint8_t)0x05)
```

RCC HSE OFF

```
#define RCC_HSE_OFF ((uint8_t)0x00)
```

RCC_HSE_ON

```
#define RCC_HSE_ON ((uint8_t)0x01)
```

4.1.5.5.3 RCC_PLL_Clock_Source

Macros

- #define RCC_PLLSource_HSI ((uint32_t)0x00000000)
- #define RCC_PLLSource_HSE ((uint32_t)0x00400000)
- #define IS RCC PLL SOURCE(SOURCE)
- #define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63)
- #define IS_RCC_PLLN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
- #define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))
- #define IS_RCC_PLLQ_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))
- #define IS_RCC_PLLI2SN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
- #define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))

4.1.5.5.3.1 Detailed Description

4.1.5.5.3.2 Macro Definition Documentation

IS_RCC_PLL_SOURCE

```
IS_RCC_PLLI2SN_VALUE
```

VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))

IS RCC PLLM VALUE

#define IS_RCC_PLLI2SR_VALUE(

IS_RCC_PLLN_VALUE

```
#define IS_RCC_PLLN_VALUE(  VALUE \ ) \ ((192 <= (VALUE)) \ \&\& \ ((VALUE) <= 432))
```

IS RCC PLLP_VALUE

```
#define IS_RCC_PLLP_VALUE(

VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))
```

IS_RCC_PLLQ_VALUE

RCC_PLLSource_HSE

#define RCC_PLLSource_HSE ((uint32_t)0x00400000)

RCC_PLLSource_HSI

#define RCC_PLLSource_HSI ((uint32_t)0x00000000)

4.1.5.5.4 RCC_System_Clock_Source

Macros

- #define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000)
- #define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001)
- #define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)
- #define IS_RCC_SYSCLK_SOURCE(SOURCE)

4.1.5.5.4.1 Detailed Description

4.1.5.5.4.2 Macro Definition Documentation

IS_RCC_SYSCLK_SOURCE

RCC_SYSCLKSource_HSE

```
#define RCC_SYSCLKSource_HSE ((uint32_t)0x0000001)
```

RCC_SYSCLKSource_HSI

```
#define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000)
```

RCC_SYSCLKSource_PLLCLK

#define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)

4.1.5.5.5 RCC_AHB_Clock_Source

Macros

- #define RCC SYSCLK Div1 ((uint32 t)0x00000000)
- #define RCC_SYSCLK_Div2 ((uint32_t)0x00000080)
- #define RCC_SYSCLK_Div4 ((uint32_t)0x00000090)
- #define RCC SYSCLK Div8 ((uint32 t)0x000000A0)
- #define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0)
- #define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0)
- #define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0)
- #define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0)
- #define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0)
- #define IS_RCC_HCLK(HCLK)

4.1.5.5.5.1 Detailed Description

4.1.5.5.5.2 Macro Definition Documentation

IS RCC HCLK

Value:

```
(((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
((HCLK) == RCC_SYSCLK_Div512))
```

RCC SYSCLK Div1

#define RCC_SYSCLK_Div1 ((uint32_t)0x00000000)

RCC SYSCLK Div128

#define RCC_SYSCLK_Div128 ((uint32_t)0x000000D0)

RCC_SYSCLK_Div16

#define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0)

RCC_SYSCLK_Div2

#define RCC_SYSCLK_Div2 ((uint32_t)0x00000080)

RCC SYSCLK Div256

#define RCC_SYSCLK_Div256 ((uint32_t)0x000000E0)

RCC_SYSCLK_Div4

#define RCC_SYSCLK_Div4 ((uint32_t)0x00000090)

RCC_SYSCLK_Div512

```
#define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0)
```

RCC_SYSCLK_Div64

```
#define RCC_SYSCLK_Div64 ((uint32_t)0x000000C0)
```

RCC_SYSCLK_Div8

```
#define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0)
```

4.1.5.5.6 RCC APB1 APB2 Clock Source

Macros

- #define RCC_HCLK_Div1 ((uint32_t)0x00000000)
- #define RCC_HCLK_Div2 ((uint32_t)0x00001000)
- #define RCC HCLK Div4 ((uint32 t)0x00001400)
- #define RCC_HCLK_Div8 ((uint32_t)0x00001800)
- #define RCC HCLK Div16 ((uint32 t)0x00001C00)
- #define IS_RCC_PCLK(PCLK)

4.1.5.5.6.1 Detailed Description

4.1.5.5.6.2 Macro Definition Documentation

IS RCC PCLK

Value:

```
(((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
((PCLK) == RCC_HCLK_Div16))
```

RCC_HCLK_Div1

```
#define RCC_HCLK_Div1 ((uint32_t)0x00000000)
```

RCC_HCLK_Div16

```
\#define RCC_HCLK_Div16 ((uint32_t)0x00001C00)
```

RCC_HCLK_Div2

```
#define RCC_HCLK_Div2 ((uint32_t)0x00001000)
```

RCC_HCLK_Div4

```
#define RCC_HCLK_Div4 ((uint32_t)0x00001400)
```

RCC HCLK Div8

```
#define RCC_HCLK_Div8 ((uint32_t)0x00001800)
```

4.1.5.5.7 RCC_Interrupt_Source

Macros

```
    #define RCC_IT_LSIRDY ((uint8_t)0x01)

    #define RCC IT LSERDY ((uint8 t)0x02)

    #define RCC_IT_HSIRDY ((uint8_t)0x04)

• #define RCC_IT_HSERDY ((uint8_t)0x08)

    #define RCC_IT_PLLRDY ((uint8_t)0x10)

• #define RCC_IT_PLLI2SRDY ((uint8_t)0x20)

    #define RCC IT CSS ((uint8 t)0x80)

    #define IS_RCC_IT(IT) ((((IT) & (uint8_t)0xC0) == 0x00) && ((IT) != 0x00))

    #define IS_RCC_GET_IT(IT)
```

#define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x40) == 0x00) && ((IT) != 0x00))

4.1.5.5.7.1 Detailed Description

4.1.5.5.7.2 Macro Definition Documentation

IS_RCC_CLEAR_IT

```
#define IS_RCC_CLEAR_IT(
                        IT ) ((((IT) & (uint8_t)0x40) == 0x00) && ((IT) != 0x00))
IS_RCC_GET_IT
#define IS_RCC_GET_IT(
                         IT )
Value:
                                           (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \
((IT) == RCC_IT_PLLI2SRDY))
```

IS RCC IT

```
#define IS_RCC_IT(
             IT ) ((((IT) & (uint8_t)0xC0) == 0x00) && ((IT) != 0x00))
```

RCC_IT_CSS

#define RCC_IT_CSS ((uint8_t)0x80)

RCC_IT_HSERDY

#define RCC_IT_HSERDY ((uint8_t)0x08)

RCC_IT_HSIRDY

#define RCC_IT_HSIRDY ((uint8_t)0x04)

RCC_IT_LSERDY

#define RCC_IT_LSERDY ((uint8_t)0x02)

RCC_IT_LSIRDY

#define RCC_IT_LSIRDY ((uint8_t)0x01)

RCC_IT_PLLI2SRDY

#define RCC_IT_PLLI2SRDY ((uint8_t)0x20)

RCC_IT_PLLRDY

```
#define RCC_IT_PLLRDY ((uint8_t)0x10)
```

4.1.5.5.8 RCC_LSE_Configuration

Macros

- #define RCC_LSE_OFF ((uint8_t)0x00)
- #define RCC_LSE_ON ((uint8_t)0x01)
- #define RCC LSE Bypass ((uint8 t)0x04)
- #define IS_RCC_LSE(LSE)

4.1.5.5.8.1 Detailed Description

4.1.5.5.8.2 Macro Definition Documentation

IS_RCC_LSE

RCC_LSE_Bypass

```
#define RCC_LSE_Bypass ((uint8_t)0x04)
```

RCC_LSE_OFF

```
#define RCC_LSE_OFF ((uint8_t)0x00)
```

RCC LSE ON

#define RCC_LSE_ON ((uint8_t)0x01)

4.1.5.5.9 RCC RTC Clock Source

Macros

- #define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100)
- #define RCC RTCCLKSource LSI ((uint32 t)0x00000200)
- #define RCC RTCCLKSource HSE Div2 ((uint32 t)0x00020300)
- #define RCC_RTCCLKSource_HSE_Div3 ((uint32_t)0x00030300)
- #define RCC_RTCCLKSource_HSE_Div4 ((uint32_t)0x00040300)
- #define RCC_RTCCLKSource_HSE_Div5 ((uint32_t)0x00050300)
- #define RCC RTCCLKSource HSE Div6 ((uint32 t)0x00060300)
- #define RCC_RTCCLKSource_HSE_Div7 ((uint32_t)0x00070300)
- #define RCC_RTCCLKSource_HSE_Div8 ((uint32_t)0x00080300)
- #define RCC_RTCCLKSource_HSE_Div9 ((uint32_t)0x00090300)
- #define RCC_RTCCLKSource_HSE_Div10 ((uint32_t)0x000A0300)
 #define RCC_RTCCLKSource_HSE_Div11 ((uint32_t)0x000B0300)
- #define RCC RTCCLKSource HSE Div12 ((uint32 t)0x000C0300)
- #define RCC_RTCCLKSource_HSE_Div13 ((uint32_t)0x000D0300)
- #define RCC RTCCLKSource HSE Div14 ((uint32 t)0x000E0300)
- #define RCC_RTCCLKSource_HSE_Div15 ((uint32_t)0x000F0300)
- #define RCC_RTCCLKSource_HSE_Div16 ((uint32_t)0x00100300)
- #define RCC_RTCCLKSource_HSE_Div17 ((uint32_t)0x00110300)
- #define RCC_RTCCLKSource_HSE_Div18 ((uint32_t)0x00120300)

- #define RCC_RTCCLKSource_HSE_Div19 ((uint32_t)0x00130300)
 #define RCC_RTCCLKSource_HSE_Div20 ((uint32_t)0x00140300)
- #define RCC_RTCCLKSource_HSE_Div21 ((uint32_t)0x00150300)
- #define RCC_RTCCLKSource_HSE_Div22 ((uint32_t)0x00160300)
- #define RCC_RTCCLKSource_HSE_Div23 ((uint32_t)0x00170300)
- #define RCC_RTCCLKSource_HSE_Div24 ((uint32_t)0x00180300)
- #define RCC_RTCCLKSource_HSE_Div25 ((uint32_t)0x00190300)
- #define RCC_RTCCLKSource_HSE_Div26 ((uint32_t)0x001A0300)
- #define RCC_RTCCLKSource_HSE_Div27 ((uint32_t)0x001B0300)
- #define RCC_RTCCLKSource_HSE_Div28 ((uint32_t)0x001C0300)
- #define RCC_RTCCLKSource_HSE_Div29 ((uint32_t)0x001D0300)
- #define RCC_RTCCLKSource_HSE_Div30 ((uint32_t)0x001E0300)
- #define RCC_RTCCLKSource_HSE_Div31 ((uint32_t)0x001F0300)
- #define IS_RCC_RTCCLK_SOURCE(SOURCE)

4.1.5.5.9.1 Detailed Description

4.1.5.5.9.2 Macro Definition Documentation

IS_RCC_RTCCLK_SOURCE

RCC_RTCCLKSource_HSE_Div10

#define RCC_RTCCLKSource_HSE_Div10 ((uint32_t)0x000A0300)

RCC_RTCCLKSource_HSE_Div11

#define RCC_RTCCLKSource_HSE_Div11 ((uint32_t)0x000B0300)

RCC_RTCCLKSource_HSE_Div12

#define RCC_RTCCLKSource_HSE_Div12 ((uint32_t)0x000C0300)

RCC_RTCCLKSource_HSE_Div13

#define RCC_RTCCLKSource_HSE_Div13 ((uint32_t)0x000D0300)

RCC_RTCCLKSource_HSE_Div14

#define RCC_RTCCLKSource_HSE_Div14 ((uint32_t)0x000E0300)

RCC_RTCCLKSource_HSE_Div15

#define RCC_RTCCLKSource_HSE_Div15 ((uint32_t)0x000F0300)

RCC_RTCCLKSource_HSE_Div16

#define RCC_RTCCLKSource_HSE_Div16 ((uint32_t)0x00100300)

RCC_RTCCLKSource_HSE_Div17

#define RCC_RTCCLKSource_HSE_Div17 ((uint32_t)0x00110300)

RCC_RTCCLKSource_HSE_Div18

#define RCC_RTCCLKSource_HSE_Div18 ((uint32_t)0x00120300)

RCC_RTCCLKSource_HSE_Div19

#define RCC_RTCCLKSource_HSE_Div19 ((uint32_t)0x00130300)

RCC_RTCCLKSource_HSE_Div2

#define RCC_RTCCLKSource_HSE_Div2 ((uint32_t)0x00020300)

RCC_RTCCLKSource_HSE_Div20

#define RCC_RTCCLKSource_HSE_Div20 ((uint32_t)0x00140300)

RCC RTCCLKSource HSE Div21

#define RCC_RTCCLKSource_HSE_Div21 ((uint32_t)0x00150300)

RCC_RTCCLKSource_HSE_Div22

#define RCC_RTCCLKSource_HSE_Div22 ((uint32_t)0x00160300)

RCC_RTCCLKSource_HSE_Div23

#define RCC_RTCCLKSource_HSE_Div23 ((uint32_t)0x00170300)

RCC_RTCCLKSource_HSE_Div24

#define RCC_RTCCLKSource_HSE_Div24 ((uint32_t)0x00180300)

RCC RTCCLKSource HSE Div25

#define RCC_RTCCLKSource_HSE_Div25 ((uint32_t)0x00190300)

RCC_RTCCLKSource_HSE_Div26

#define RCC_RTCCLKSource_HSE_Div26 ((uint32_t)0x001A0300)

RCC RTCCLKSource HSE Div27

#define RCC_RTCCLKSource_HSE_Div27 ((uint32_t)0x001B0300)

RCC_RTCCLKSource_HSE_Div28

#define RCC_RTCCLKSource_HSE_Div28 ((uint32_t)0x001C0300)

RCC RTCCLKSource HSE Div29

#define RCC_RTCCLKSource_HSE_Div29 ((uint32_t)0x001D0300)

$RCC_RTCCLKSource_HSE_Div3$

#define RCC_RTCCLKSource_HSE_Div3 ((uint32_t)0x00030300)

RCC_RTCCLKSource_HSE_Div30

#define RCC_RTCCLKSource_HSE_Div30 ((uint32_t)0x001E0300)

RCC_RTCCLKSource_HSE_Div31

#define RCC_RTCCLKSource_HSE_Div31 ((uint32_t)0x001F0300)

RCC_RTCCLKSource_HSE_Div4

#define RCC_RTCCLKSource_HSE_Div4 ((uint32_t)0x00040300)

RCC_RTCCLKSource_HSE_Div5

#define RCC_RTCCLKSource_HSE_Div5 ((uint32_t)0x00050300)

RCC_RTCCLKSource_HSE_Div6

#define RCC_RTCCLKSource_HSE_Div6 ((uint32_t)0x00060300)

RCC RTCCLKSource HSE Div7

#define RCC_RTCCLKSource_HSE_Div7 ((uint32_t)0x00070300)

RCC_RTCCLKSource_HSE_Div8

#define RCC_RTCCLKSource_HSE_Div8 ((uint32_t)0x00080300)

RCC_RTCCLKSource_HSE_Div9

#define RCC_RTCCLKSource_HSE_Div9 ((uint32_t)0x00090300)

RCC_RTCCLKSource_LSE

#define RCC_RTCCLKSource_LSE ((uint32_t)0x00000100)

RCC RTCCLKSource LSI

#define RCC_RTCCLKSource_LSI ((uint32_t)0x00000200)

4.1.5.5.10 RCC_I2S_Clock_Source

Macros

- #define RCC I2S2CLKSource PLLI2S ((uint8 t)0x00)
- #define RCC I2S2CLKSource Ext ((uint8 t)0x01)
- #define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_PLLI2S) || ((SOURCE) == RCC_I2S2CLKSource_Ext))

4.1.5.5.10.1 Detailed Description

4.1.5.5.10.2 Macro Definition Documentation

IS_RCC_I2SCLK_SOURCE

RCC_I2S2CLKSource_Ext

#define RCC_I2S2CLKSource_Ext ((uint8_t)0x01)

RCC_I2S2CLKSource_PLLI2S

4.1.5.5.11 RCC_AHB1_Peripherals

Macros

- #define RCC AHB1Periph GPIOA ((uint32 t)0x00000001)
- #define RCC_AHB1Periph_GPIOB ((uint32_t)0x00000002)
- #define RCC AHB1Periph GPIOC ((uint32 t)0x00000004)
- #define RCC AHB1Periph GPIOD ((uint32 t)0x00000008)
- #define RCC_AHB1Periph_GPIOE ((uint32_t)0x00000010)
- #define RCC_AHB1Periph_GPIOF ((uint32_t)0x00000020)
- #define RCC_AHB1Periph_GPIOG ((uint32_t)0x00000040)
- #define RCC AHB1Periph GPIOH ((uint32 t)0x00000080)
- #define RCC AHB1Periph GPIOI ((uint32 t)0x00000100)
- #define RCC_AHB1Periph_CRC ((uint32_t)0x00001000)
- #define RCC AHB1Periph FLITF ((uint32 t)0x00008000)
- #define RCC_AHB1Periph_SRAM1 ((uint32_t)0x00010000)
- #define RCC_AHB1Periph_SRAM2 ((uint32_t)0x00020000)
- #define RCC_AHB1Periph_BKPSRAM ((uint32_t)0x00040000)
- #define RCC AHB1Periph CCMDATARAMEN ((uint32 t)0x00100000)
- #define RCC_AHB1Periph_DMA1 ((uint32_t)0x00200000)
- #define RCC_AHB1Periph_DMA2 ((uint32_t)0x00400000)
- #define RCC_AHB1Periph_ETH_MAC ((uint32_t)0x02000000)
- #define RCC_AHB1Periph_ETH_MAC_Tx ((uint32_t)0x04000000)
- #define RCC_AHB1Periph_ETH_MAC_Rx ((uint32_t)0x08000000)
- #define RCC_AHB1Periph_ETH_MAC_PTP ((uint32_t)0x10000000)
- #define RCC AHB1Periph OTG HS ((uint32 t)0x20000000)
- #define RCC_AHB1Periph_OTG_HS_ULPI ((uint32_t)0x40000000)
- #define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) ((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))

4.1.5.5.11.1 Detailed Description

4.1.5.5.11.2 Macro Definition Documentation

IS_RCC_AHB1_CLOCK_PERIPH

```
#define IS_RCC_AHB1_CLOCK_PERIPH(

PERIPH) ((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
```

IS_RCC_AHB1_LPMODE_PERIPH

```
#define IS_RCC_AHB1_LPMODE_PERIPH(

PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))
```

IS RCC AHB1 RESET PERIPH

```
#define IS_RCC_AHB1_RESET_PERIPH(

PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
```

RCC_AHB1Periph_BKPSRAM

#define RCC_AHB1Periph_BKPSRAM ((uint32_t)0x00040000)

RCC_AHB1Periph_CCMDATARAMEN

#define RCC_AHB1Periph_CCMDATARAMEN ((uint32_t)0x00100000)

RCC_AHB1Periph_CRC

#define RCC_AHB1Periph_CRC ((uint32_t)0x00001000)

RCC_AHB1Periph_DMA1

#define RCC_AHB1Periph_DMA1 ((uint32_t)0x00200000)

RCC_AHB1Periph_DMA2

#define RCC_AHB1Periph_DMA2 ((uint32_t)0x00400000)

RCC AHB1Periph ETH MAC

#define RCC_AHB1Periph_ETH_MAC ((uint32_t)0x02000000)

RCC_AHB1Periph_ETH_MAC_PTP

#define RCC_AHB1Periph_ETH_MAC_PTP ((uint32_t)0x10000000)

RCC_AHB1Periph_ETH_MAC_Rx

#define RCC_AHB1Periph_ETH_MAC_Rx ((uint32_t)0x08000000)

RCC_AHB1Periph_ETH_MAC_Tx

#define RCC_AHB1Periph_ETH_MAC_Tx ((uint32_t)0x04000000)

RCC AHB1Periph FLITF

#define RCC_AHB1Periph_FLITF ((uint32_t)0x00008000)

RCC_AHB1Periph_GPIOA

#define RCC_AHB1Periph_GPIOA ((uint32_t)0x00000001)

RCC AHB1Periph GPIOB

#define RCC_AHB1Periph_GPIOB ((uint32_t)0x00000002)

RCC_AHB1Periph_GPIOC

#define RCC_AHB1Periph_GPIOC ((uint32_t)0x00000004)

RCC AHB1Periph GPIOD

#define RCC_AHB1Periph_GPIOD ((uint32_t)0x00000008)

RCC_AHB1Periph_GPIOE

#define RCC_AHB1Periph_GPIOE ((uint32_t)0x00000010)

RCC_AHB1Periph_GPIOF

#define RCC_AHB1Periph_GPIOF ((uint32_t)0x00000020)

RCC_AHB1Periph_GPIOG

#define RCC_AHB1Periph_GPIOG ((uint32_t)0x00000040)

RCC_AHB1Periph_GPIOH

```
#define RCC_AHB1Periph_GPIOH ((uint32_t)0x00000080)
```

RCC_AHB1Periph_GPIOI

#define RCC_AHB1Periph_GPIOI ((uint32_t)0x00000100)

RCC_AHB1Periph_OTG_HS

#define RCC_AHB1Periph_OTG_HS ((uint32_t)0x20000000)

RCC AHB1Periph OTG HS ULPI

#define RCC_AHB1Periph_OTG_HS_ULPI ((uint32_t)0x4000000)

RCC_AHB1Periph_SRAM1

#define RCC_AHB1Periph_SRAM1 ((uint32_t)0x00010000)

RCC_AHB1Periph_SRAM2

#define RCC_AHB1Periph_SRAM2 ((uint32_t)0x00020000)

4.1.5.5.12 RCC_AHB2_Peripherals

Macros

- #define RCC_AHB2Periph_DCMI ((uint32_t)0x0000001)
- #define RCC_AHB2Periph_CRYP ((uint32_t)0x00000010)
- #define RCC_AHB2Periph_HASH ((uint32_t)0x00000020)
- #define RCC_AHB2Periph_RNG ((uint32_t)0x00000040)
- #define RCC_AHB2Periph_OTG_FS ((uint32_t)0x00000080)
- #define IS RCC AHB2 PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFF0E) == 0x00) && ((PERIPH) != 0x00))

4.1.5.5.12.1 Detailed Description

4.1.5.5.12.2 Macro Definition Documentation

IS_RCC_AHB2_PERIPH

```
#define IS_RCC_AHB2_PERIPH( PERIPH \ ) \ ((((PERIPH) \& 0xffffff0E) == 0x00) \&\& ((PERIPH) != 0x00))
```

RCC_AHB2Periph_CRYP

#define RCC_AHB2Periph_CRYP ((uint32_t)0x00000010)

RCC_AHB2Periph_DCMI

#define RCC_AHB2Periph_DCMI ((uint32_t)0x00000001)

RCC_AHB2Periph_HASH

#define RCC_AHB2Periph_HASH ((uint32_t)0x00000020)

RCC_AHB2Periph_OTG_FS

#define RCC_AHB2Periph_OTG_FS ((uint32_t)0x00000080)

RCC_AHB2Periph_RNG

```
#define RCC_AHB2Periph_RNG ((uint32_t)0x00000040)
```

4.1.5.5.13 RCC_AHB3_Peripherals

Macros

- #define RCC AHB3Periph FSMC ((uint32 t)0x00000001)
- #define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFE) == 0x00) && ((PERIPH) != 0x00))

4.1.5.5.13.1 Detailed Description

4.1.5.5.13.2 Macro Definition Documentation

IS RCC AHB3 PERIPH

RCC_AHB3Periph_FSMC

#define RCC_AHB3Periph_FSMC ((uint32_t)0x00000001)

4.1.5.5.14 RCC_APB1_Peripherals

Macros

- #define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001)
- #define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002)
- #define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004)
- #define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008)
- #define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010)
- #define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020)
- #define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040)
- #define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080)
- #define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100)
- #define RCC_APB1Periph_WWDG ((uint32_t)0x00000800)
- #define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000)
- #define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000)
- #define RCC APB1Periph USART2 ((uint32 t)0x00020000)
- #define RCC_APB1Periph_USART3 ((uint32_t)0x00040000)
- #define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)
- #define RCC_APB1Periph_UART5 ((uint32_t)0x00100000)
- #define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)
- #define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000)
 #define RCC_APB1Periph_I2C3 ((uint32_t)0x00800000)
- #define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000)
- #define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)
- #define RCC_APB1Periph_PWR ((uint32_t)0x10000000)
- #define RCC APB1Periph DAC ((uint32 t)0x20000000)
- #define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))

4.1.5.5.14.1 Detailed Description

4.1.5.5.14.2 Macro Definition Documentation

IS_RCC_APB1_PERIPH

```
#define IS_RCC_APB1_PERIPH(

PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))
```

RCC_APB1Periph_CAN1

#define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000)

RCC_APB1Periph_CAN2

#define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)

RCC_APB1Periph_DAC

#define RCC_APB1Periph_DAC ((uint32_t)0x20000000)

RCC APB1Periph I2C1

#define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)

RCC_APB1Periph_I2C2

#define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000)

RCC_APB1Periph_I2C3

#define RCC_APB1Periph_I2C3 ((uint32_t)0x00800000)

RCC_APB1Periph_PWR

#define RCC_APB1Periph_PWR ((uint32_t)0x10000000)

RCC APB1Periph SPI2

#define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000)

RCC_APB1Periph_SPI3

#define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000)

RCC_APB1Periph_TIM12

#define RCC_APB1Periph_TIM12 ((uint32_t)0x00000040)

RCC_APB1Periph_TIM13

#define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080)

RCC APB1Periph TIM14

#define RCC_APB1Periph_TIM14 ((uint32_t)0x00000100)

RCC_APB1Periph_TIM2

#define RCC_APB1Periph_TIM2 ((uint32_t)0x00000001)

RCC_APB1Periph_TIM3

#define RCC_APB1Periph_TIM3 ((uint32_t)0x0000002)

RCC_APB1Periph_TIM4

#define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004)

RCC_APB1Periph_TIM5

```
#define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008)
```

RCC_APB1Periph_TIM6

#define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010)

RCC_APB1Periph_TIM7

#define RCC_APB1Periph_TIM7 ((uint32_t)0x00000020)

RCC APB1Periph UART4

#define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)

RCC_APB1Periph_UART5

#define RCC_APB1Periph_UART5 ((uint32_t)0x00100000)

RCC APB1Periph USART2

#define RCC_APB1Periph_USART2 ((uint32_t)0x00020000)

RCC_APB1Periph_USART3

#define RCC_APB1Periph_USART3 ((uint32_t)0x00040000)

RCC APB1Periph WWDG

#define RCC_APB1Periph_WWDG ((uint32_t)0x00000800)

4.1.5.5.15 RCC_APB2_Peripherals

Macros

- #define RCC_APB2Periph_TIM1 ((uint32_t)0x00000001)
- #define RCC APB2Periph TIM8 ((uint32 t)0x00000002)
- #define RCC_APB2Periph_USART1 ((uint32_t)0x00000010)
- #define RCC_APB2Periph_USART6 ((uint32_t)0x00000020)
- #define RCC APB2Periph ADC ((uint32 t)0x00000100)
- #define RCC_APB2Periph_ADC1 ((uint32_t)0x00000100)
- #define RCC_APB2Periph_ADC2 ((uint32_t)0x00000200)
- #define RCC_APB2Periph_ADC3 ((uint32_t)0x00000400)
- #define RCC_APB2Periph_SDIO ((uint32_t)0x00000800)
- #define RCC APB2Periph SPI1 ((uint32 t)0x00001000)
- #define RCC APB2Periph SYSCFG ((uint32 t)0x00004000)
- #define RCC_APB2Periph_TIM9 ((uint32_t)0x00010000)
- #define RCC_APB2Periph_TIM10 ((uint32_t)0x00020000)
- #define RCC_APB2Periph_TIM11 ((uint32_t)0x00040000)
- #define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
- #define IS_RCC_APB2_RESET_PERIPH(PERIPH) (((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH) != 0x00))

4.1.5.5.15.1 Detailed Description

4.1.5.5.15.2 Macro Definition Documentation

IS_RCC_APB2_PERIPH

```
#define IS_RCC_APB2_PERIPH(

PERIPH) ((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
```

IS_RCC_APB2_RESET_PERIPH

```
#define IS_RCC_APB2_RESET_PERIPH(

PERIPH) ((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH) != 0x00))
```

RCC_APB2Periph_ADC

#define RCC_APB2Periph_ADC ((uint32_t)0x00000100)

RCC APB2Periph ADC1

#define RCC_APB2Periph_ADC1 ((uint32_t)0x00000100)

RCC_APB2Periph_ADC2

#define RCC_APB2Periph_ADC2 ((uint32_t)0x00000200)

RCC_APB2Periph_ADC3

#define RCC_APB2Periph_ADC3 ((uint32_t)0x00000400)

RCC_APB2Periph_SDIO

#define RCC_APB2Periph_SDIO ((uint32_t)0x00000800)

RCC APB2Periph SPI1

#define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000)

RCC_APB2Periph_SYSCFG

#define RCC_APB2Periph_SYSCFG ((uint32_t)0x00004000)

RCC_APB2Periph_TIM1

#define RCC_APB2Periph_TIM1 ((uint32_t)0x0000001)

RCC_APB2Periph_TIM10

#define RCC_APB2Periph_TIM10 ((uint32_t)0x00020000)

RCC_APB2Periph_TIM11

#define RCC_APB2Periph_TIM11 ((uint32_t)0x00040000)

RCC_APB2Periph_TIM8

#define RCC_APB2Periph_TIM8 ((uint32_t)0x00000002)

RCC_APB2Periph_TIM9

#define RCC_APB2Periph_TIM9 ((uint32_t)0x00010000)

RCC_APB2Periph_USART1

#define RCC_APB2Periph_USART1 ((uint32_t)0x00000010)

RCC_APB2Periph_USART6

#define RCC_APB2Periph_USART6 ((uint32_t)0x00000020)

4.1.5.5.16 RCC_MCO1_Clock_Source_Prescaler

Macros

```
    #define RCC MCO1Source HSI ((uint32 t)0x00000000)
```

- #define RCC_MCO1Source_LSE ((uint32_t)0x00200000)
- #define RCC_MCO1Source_HSE ((uint32_t)0x00400000)
- #define RCC_MCO1Source_PLLCLK ((uint32_t)0x00600000)
- #define RCC_MCO1Div_1 ((uint32_t)0x00000000)
- #define RCC_MCO1Div_2 ((uint32_t)0x04000000)
- #define RCC MCO1Div 3 ((uint32 t)0x05000000)
- #define RCC_MCO1Div_4 ((uint32_t)0x06000000)
- #define RCC_MCO1Div_5 ((uint32_t)0x07000000)
- #define IS_RCC_MCO1SOURCE(SOURCE)
- #define IS_RCC_MCO1DIV(DIV)

4.1.5.5.16.1 Detailed Description

4.1.5.5.16.2 Macro Definition Documentation

IS_RCC_MCO1DIV

IS RCC MCO1SOURCE

RCC MCO1Div 1

```
#define RCC_MCO1Div_1 ((uint32_t)0x0000000)
```

RCC_MCO1Div_2

#define RCC_MCO1Div_2 ((uint32_t)0x04000000)

RCC_MCO1Div_3

#define RCC_MCO1Div_3 ((uint32_t)0x05000000)

RCC_MCO1Div_4

#define RCC_MCO1Div_4 ((uint32_t)0x06000000)

RCC_MCO1Div_5

#define RCC_MCO1Div_5 ((uint32_t)0x07000000)

RCC_MCO1Source_HSE

#define RCC_MCO1Source_HSE ((uint32_t)0x00400000)

RCC_MCO1Source_HSI

```
#define RCC_MCO1Source_HSI ((uint32_t)0x00000000)
```

RCC MCO1Source LSE

#define RCC_MCO1Source_LSE ((uint32_t)0x00200000)

RCC_MCO1Source_PLLCLK

#define RCC_MCO1Source_PLLCLK ((uint32_t)0x00600000)

4.1.5.5.17 RCC MCO2 Clock Source Prescaler

Macros

- #define RCC_MCO2Source_SYSCLK ((uint32_t)0x00000000)
- #define RCC_MCO2Source_PLLI2SCLK ((uint32_t)0x40000000)
- #define RCC MCO2Source HSE ((uint32 t)0x80000000)
- #define RCC_MCO2Source_PLLCLK ((uint32_t)0xC0000000)
- #define RCC MCO2Div 1 ((uint32 t)0x00000000)
- #define RCC_MCO2Div_2 ((uint32_t)0x20000000)
- #define RCC_MCO2Div_3 ((uint32_t)0x28000000)
- #define RCC_MCO2Div_4 ((uint32_t)0x30000000)
- #define RCC_MCO2Div_5 ((uint32_t)0x38000000)
- #define IS RCC MCO2SOURCE(SOURCE)
- #define IS_RCC_MCO2DIV(DIV)

4.1.5.5.17.1 Detailed Description

4.1.5.5.17.2 Macro Definition Documentation

IS RCC MCO2DIV

IS RCC MCO2SOURCE

RCC_MCO2Div_1

#define RCC_MCO2Div_1 ((uint32_t)0x00000000)

RCC_MCO2Div_2

#define RCC_MCO2Div_2 ((uint32_t)0x2000000)

RCC_MCO2Div_3

#define RCC_MCO2Div_3 ((uint32_t)0x28000000)

RCC_MCO2Div_4

#define RCC_MCO2Div_4 ((uint32_t)0x3000000)

RCC_MCO2Div_5

#define RCC_MCO2Div_5 ((uint32_t)0x38000000)

RCC_MCO2Source_HSE

#define RCC_MCO2Source_HSE ((uint32_t)0x80000000)

RCC MCO2Source PLLCLK

#define RCC_MCO2Source_PLLCLK ((uint32_t)0xC0000000)

RCC_MCO2Source_PLLI2SCLK

#define RCC_MCO2Source_PLLI2SCLK ((uint32_t)0x40000000)

RCC MCO2Source SYSCLK

#define RCC_MCO2Source_SYSCLK ((uint32_t)0x00000000)

4.1.5.5.18 RCC_Flag

Macros

- #define RCC_FLAG_HSIRDY ((uint8_t)0x21)
- #define RCC_FLAG_HSERDY ((uint8_t)0x31)
- #define RCC_FLAG_PLLRDY ((uint8_t)0x39)
- #define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B)
- #define RCC_FLAG_LSERDY ((uint8_t)0x41)
- #define RCC FLAG LSIRDY ((uint8 t)0x61)
- #define RCC_FLAG_BORRST ((uint8_t)0x79)
- #define RCC_FLAG_PINRST ((uint8_t)0x7A)
- #define RCC_FLAG_PORRST ((uint8_t)0x7B)
- #define RCC_FLAG_SFTRST ((uint8_t)0x7C)#define RCC_FLAG_IWDGRST ((uint8_t)0x7D)
- #define RCC_FLAG_WWDGRST ((uint8_t)0x7E)
- #define RCC_FLAG_LPWRRST ((uint8_t)0x7F)
- #define IS RCC FLAG(FLAG)
- #define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)

4.1.5.5.18.1 Detailed Description

4.1.5.5.18.2 Macro Definition Documentation

IS_RCC_CALIBRATION_VALUE

```
#define IS_RCC_CALIBRATION_VALUE(  VALUE \ ) \ (\ (VALUE) \ <= \ 0 \times 1 F)
```

```
IS_RCC_FLAG
```

```
\begin{tabular}{ll} \# define & IS_RCC_FLAG ( \\ & FLAG \end{tabular} \label{eq:flag}
```

Value:

```
(((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_BORRST) || \
((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \
((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST) || \
((FLAG) == RCC_FLAG_WDGRST) || ((FLAG) == RCC_FLAG_LPWRRST) || \
((FLAG) == RCC_FLAG_PLI2SRDY))
```

RCC FLAG BORRST

```
#define RCC_FLAG_BORRST ((uint8_t)0x79)
```

RCC FLAG HSERDY

```
#define RCC_FLAG_HSERDY ((uint8_t)0x31)
```

RCC_FLAG_HSIRDY

#define RCC_FLAG_HSIRDY ((uint8_t)0x21)

RCC FLAG IWDGRST

#define RCC_FLAG_IWDGRST ((uint8_t)0x7D)

RCC_FLAG_LPWRRST

#define RCC_FLAG_LPWRRST ((uint8_t)0x7F)

RCC FLAG LSERDY

#define RCC_FLAG_LSERDY ((uint8_t)0x41)

RCC_FLAG_LSIRDY

#define RCC_FLAG_LSIRDY ((uint8_t)0x61)

RCC_FLAG_PINRST

#define RCC_FLAG_PINRST ((uint8_t)0x7A)

RCC_FLAG_PLLI2SRDY

#define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3B)

RCC_FLAG_PLLRDY

#define RCC_FLAG_PLLRDY ((uint8_t)0x39)

RCC_FLAG_PORRST

#define RCC_FLAG_PORRST ((uint8_t)0x7B)

RCC_FLAG_SFTRST

#define RCC_FLAG_SFTRST ((uint8_t)0x7C)

RCC_FLAG_WWDGRST

#define RCC_FLAG_WWDGRST ((uint8_t)0x7E)

4.1.6 **USART**

USART driver modules.

Modules

- USART Private Functions
- USART Exported Constants

Data Structures

struct USART_InitTypeDef

USART Init Structure definition

struct USART_ClockInitTypeDef

USART Clock Init Structure definition

Macros

- #define CR1_CLEAR_MASK
- #define CR2_CLOCK_CLEAR_MASK
- #define CR3 CLEAR MASK ((uint16 t)(USART CR3 RTSE | USART CR3 CTSE))
- #define IT MASK ((uint16 t)0x001F)

Functions

void USART_DeInit (USART_TypeDef *USARTx)

Deinitializes the USARTx peripheral registers to their default reset values.

void USART_Init (USART_TypeDef *USARTx, USART_InitTypeDef *USART_InitStruct)

Initializes the USARTx peripheral according to the specified parameters in the USART_InitStruct .

void USART_StructInit (USART_InitTypeDef *USART_InitStruct)

Fills each USART_InitStruct member with its default value.

void USART_ClockInit (USART_TypeDef *USARTx, USART_ClockInitTypeDef *USART_ClockInitStruct)

Initializes the USARTx peripheral Clock according to the specified parameters in the USART ClockInitStruct.

void USART_ClockStructInit (USART_ClockInitTypeDef *USART_ClockInitStruct)

Fills each USART ClockInitStruct member with its default value.

void <u>USART_Cmd</u> (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the specified USART peripheral.

void USART_SetPrescaler (USART_TypeDef *USARTx, uint8_t USART_Prescaler)

Sets the system clock prescaler.

void USART OverSampling8Cmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's 8x oversampling mode.

void USART_OneBitMethodCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's one bit sampling method.

void USART_SendData (USART_TypeDef *USARTx, uint16_t Data)

Transmits single data through the USARTx peripheral.

• uint16_t USART_ReceiveData (USART_TypeDef *USARTx)

Returns the most recent received data by the USARTx peripheral.

void USART_SetAddress (USART_TypeDef *USARTx, uint8_t USART_Address)

Sets the address of the USART node.

void USART_WakeUpConfig (USART_TypeDef *USARTx, uint16_t USART_WakeUp)
 Selects the USART WakeUp method.

void USART ReceiverWakeUpCmd (USART TypeDef *USARTx, FunctionalState NewState)

Determines if the USART is in mute mode or not.

void USART_LINBreakDetectLengthConfig (USART_TypeDef *USARTx, uint16_t USART_LINBreak
 — DetectLength)

Sets the USART LIN Break detection length.

void USART LINCmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's LIN mode.

void USART_SendBreak (USART_TypeDef *USARTx)

Transmits break characters.

void USART_HalfDuplexCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's Half Duplex communication.

void USART_SmartCardCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's Smart Card mode.

void USART_SmartCardNACKCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables NACK transmission.

void USART SetGuardTime (USART TypeDef *USARTx, uint8 t USART GuardTime)

Sets the specified USART guard time.

• void USART_IrDAConfig (USART_TypeDef *USARTx, uint16_t USART_IrDAMode)

Configures the USART's IrDA interface.

• void USART IrDACmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's IrDA interface.

- void USART_DMACmd (USART_TypeDef *USARTx, uint16_t USART_DMAReq, FunctionalState NewState)

 Enables or disables the USART's DMA interface.
- void USART_ITConfig (USART_TypeDef *USARTx, uint16_t USART_IT, FunctionalState NewState) Enables or disables the specified USART interrupts.
- FlagStatus USART_GetFlagStatus (USART_TypeDef *USARTx, uint16_t USART_FLAG)

Checks whether the specified USART flag is set or not.

void USART ClearFlag (USART TypeDef *USARTx, uint16 t USART FLAG)

Clears the USARTx's pending flags.

• ITStatus USART_GetITStatus (USART_TypeDef *USARTx, uint16_t USART_IT)

Checks whether the specified USART interrupt has occurred or not.

void USART_ClearITPendingBit (USART_TypeDef *USARTx, uint16_t USART_IT)

Clears the USARTx's interrupt pending bits.

4.1.6.1 Detailed Description

USART driver modules.

4.1.6.2 Macro Definition Documentation

4.1.6.2.1 CR1_CLEAR_MASK

```
#define CR1_CLEAR_MASK
```

Value:

```
((uint16_t)(USART_CR1_M | USART_CR1_PCE | \
USART_CR1_PS | USART_CR1_TE | \
USART_CR1_RE))
```

< USART CR1 register clear Mask ((~(uint16_t)0xE9F3))

4.1.6.2.2 CR2_CLOCK_CLEAR_MASK

4.1.6.2.3 CR3_CLEAR_MASK

```
#define CR3_CLEAR_MASK ((uint16_t) (USART_CR3_RTSE | USART_CR3_CTSE))
< USART CR3 register clear Mask ((~(uint16_t)0xFCFF)) USART Interrupts mask</pre>
```

4.1.6.2.4 IT_MASK

```
#define IT_MASK ((uint16_t)0x001F)
```

4.1.6.3 Function Documentation

4.1.6.3.1 USART_ClearFlag()

Clears the USARTx's pending flags.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:
	USART_FLAG_CTS: CTS Change flag (not available for UART4 and UART5).
	USART_FLAG_LBD: LIN Break detection flag.
	USART_FLAG_TC: Transmission Complete flag.
	USART_FLAG_RXNE: Receive data register not empty flag.

Note

PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun error) and IDLE (Idle line detected) flags are cleared by software sequence: a read operation to USART_SR register (USART_GetFlagStatus()) followed by a read operation to USART_DR register (USART_ReceiveData()).

RXNE flag can be also cleared by a read to the USART_DR register (USART_ReceiveData()).

TC flag can be also cleared by software sequence: a read operation to USART_SR register (USART_GetFlagStatus()) followed by a write operation to USART_DR register (USART_SendData()).

TXE flag is cleared only by a write to the USART_DR register (USART_SendData()).

Return values

None

4.1.6.3.2 USART_ClearITPendingBit()

Clears the USARTx's interrupt pending bits.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART⊷	specifies the interrupt pending bit to clear. This parameter can be one of the following values:
_IT	 USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
	USART_IT_LBD: LIN Break detection interrupt
	USART_IT_TC: Transmission complete interrupt.
	USART_IT_RXNE: Receive Data register not empty interrupt.

Note

PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun error) and IDLE (Idle line detected) pending bits are cleared by software sequence: a read operation to USART_SR register (USART_GetITStatus()) followed by a read operation to USART_DR register (USART_ReceiveData()).

RXNE pending bit can be also cleared by a read to the USART_DR register (USART_ReceiveData()).

TC pending bit can be also cleared by software sequence: a read operation to USART_SR register (USART_GetITStatus()) followed by a write operation to USART_DR register (USART_SendData()).

TXE pending bit is cleared only by a write to the USART DR register (USART SendData()).

Return values

None

4.1.6.3.3 USART_ClockInit()

Initializes the USARTx peripheral Clock according to the specified parameters in the USART_ClockInitStruct .

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART peripheral.
USART_ClockInitStruct	pointer to a USART_ClockInitTypeDef structure that contains the configuration information for the specified USART peripheral.
	information for the specified OSART peripheral.

Note

The Smart Card and Synchronous modes are not available for UART4 and UART5.

Return values

None

4.1.6.3.4 USART_ClockStructInit()

void USART_ClockStructInit (

```
USART_ClockInitTypeDef * USART_ClockInitStruct )
```

Fills each USART_ClockInitStruct member with its default value.

Parameters

USART_ClockInitStruct	pointer to a USART_ClockInitTypeDef structure which will be initialized.
-----------------------	--

Return values

```
None
```

4.1.6.3.5 USART_Cmd()

Enables or disables the specified USART peripheral.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
NewState	new state of the USARTx peripheral. This parameter can be: ENABLE or DISABLE.	

Return values

```
None
```

4.1.6.3.6 USART_DeInit()

Deinitializes the USARTx peripheral registers to their default reset values.

Parameters

USARTx where x can be 1, 2, 3	, 4, 5 or 6 to select the USART or UART peripheral.
-------------------------------	---

Return values

None

4.1.6.3.7 USART_DMACmd()

Enables or disables the USART's DMA interface.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.

Parameters

USART_DMAReq	specifies the DMA request. This parameter can be any combination of the following values:
	USART_DMAReq_Tx: USART DMA transmit request
	USART_DMAReq_Rx: USART DMA receive request
NewState	new state of the DMA Request sources. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.6.3.8 USART_GetFlagStatus()

Checks whether the specified USART flag is set or not.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_FLAG	specifies the flag to check. This parameter can be one of the following values:
	USART_FLAG_CTS: CTS Change flag (not available for UART4 and UART5)
	USART_FLAG_LBD: LIN Break detection flag
	USART_FLAG_TXE: Transmit data register empty flag
	USART_FLAG_TC: Transmission Complete flag
	USART_FLAG_RXNE: Receive data register not empty flag
	USART_FLAG_IDLE: Idle Line detection flag
	USART_FLAG_ORE: OverRun Error flag
	USART_FLAG_NE: Noise Error flag
	USART_FLAG_FE: Framing Error flag
	USART_FLAG_PE: Parity Error flag

Return values

The new state of USART_FLAG (SET or RESET).

4.1.6.3.9 USART_GetITStatus()

Checks whether the specified USART interrupt has occurred or not.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART⊷ IT	specifies the USART interrupt source to check. This parameter can be one of the following values:
	USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
	USART_IT_LBD: LIN Break detection interrupt
	USART_IT_TXE: Transmit Data Register empty interrupt
	USART_IT_TC: Transmission complete interrupt
	USART_IT_RXNE: Receive Data register not empty interrupt
	USART_IT_IDLE: Idle line detection interrupt
	 USART_IT_ORE_RX : OverRun Error interrupt if the RXNEIE bit is set
	USART_IT_ORE_ER: OverRun Error interrupt if the EIE bit is set
	USART_IT_NE: Noise Error interrupt
	USART_IT_FE: Framing Error interrupt
	USART_IT_PE: Parity Error interrupt

Return values

The new state of USART_IT (SET or RESET).

4.1.6.3.10 USART_HalfDuplexCmd()

Enables or disables the USART's Half Duplex communication.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the USART Communication. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.6.3.11 USART_Init()

 $Initializes \ the \ USARTx \ peripheral \ according \ to \ the \ specified \ parameters \ in \ the \ USART_InitStruct \ .$

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_InitStruct	pointer to a USART_InitTypeDef structure that contains the configuration information for
	the specified USART peripheral.

Return values

None

4.1.6.3.12 USART_IrDACmd()

Enables or disables the USART's IrDA interface.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
NewState	new state of the IrDA mode. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.6.3.13 USART_IrDAConfig()

Configures the USART's IrDA interface.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_IrDAMode	specifies the IrDA mode. This parameter can be one of the following values:
	USART_IrDAMode_LowPower
	 USART_IrDAMode_Normal

Return values

None

4.1.6.3.14 USART_ITConfig()

FunctionalState NewState)

Enables or disables the specified USART interrupts.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART⊷ _IT	specifies the USART interrupt sources to be enabled or disabled. This parameter can be one of the following values:
	USART_IT_CTS: CTS change interrupt
	USART_IT_LBD: LIN Break detection interrupt
	USART_IT_TXE: Transmit Data Register empty interrupt
	USART_IT_TC: Transmission complete interrupt
	USART_IT_RXNE: Receive Data register not empty interrupt
	USART_IT_IDLE: Idle line detection interrupt
	USART_IT_PE: Parity Error interrupt
	USART_IT_ERR: Error interrupt(Frame error, noise error, overrun error)
NewState	new state of the specified USARTx interrupts. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.6.3.15 USART_LINBreakDetectLengthConfig()

Sets the USART LIN Break detection length.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_LINBreakDetectLength	specifies the LIN break detection length. This parameter can be one of the following values:
	 USART_LINBreakDetectLength_10b: 10-bit break detection
	USART_LINBreakDetectLength_11b: 11-bit break detection

Return values

None

4.1.6.3.16 USART_LINCmd()

```
FunctionalState NewState )
```

Enables or disables the USART's LIN mode.

Parameters

l	USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
1	VewState	new state of the USART LIN mode. This parameter can be: ENABLE or DISABLE.

Return values

```
None
```

4.1.6.3.17 USART_OneBitMethodCmd()

Enables or disables the USART's one bit sampling method.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the USART one bit sampling method. This parameter can be: ENABLE or DISABLE.

Return values

```
None
```

4.1.6.3.18 USART_OverSampling8Cmd()

Enables or disables the USART's 8x oversampling mode.

Note

This function has to be called before calling USART_Init() function in order to have correct baudrate Divider value.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the USART 8x oversampling mode. This parameter can be: ENABLE or DISABLE.

Return values

4.1.6.3.19 USART_ReceiveData()

Returns the most recent received data by the USARTx peripheral.

Parameters

Return values

```
The received data.
```

4.1.6.3.20 USART_ReceiverWakeUpCmd()

Determines if the USART is in mute mode or not.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
NewState	new state of the USART mute mode. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.6.3.21 USART_SendBreak()

Transmits break characters.

Parameters

USARTx where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.

Return values

None

4.1.6.3.22 USART_SendData()

Transmits single data through the USARTx peripheral.

Parameters

	USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
Data the data to transmit.		the data to transmit.

Return values

```
None
```

4.1.6.3.23 USART_SetAddress()

Sets the address of the USART node.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
USART_Address	Indicates the address of the USART node.	

Return values

```
None
```

4.1.6.3.24 USART_SetGuardTime()

Sets the specified USART guard time.

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART or UART peripheral.
USART_GuardTime	specifies the guard time.

Return values

None

4.1.6.3.25 USART_SetPrescaler()

Sets the system clock prescaler.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
	, , , ,

Parameters

USART_Prescaler	specifies the prescaler clock.
-----------------	--------------------------------

Note

The function is used for IrDA mode with UART4 and UART5.

Return values

None

4.1.6.3.26 USART_SmartCardCmd()

Enables or disables the USART's Smart Card mode.

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART or UART peripheral.		
NewState new state of the Smart Card mode. This parameter can be: ENABLE or DISA			

Return values

None

4.1.6.3.27 USART_SmartCardNACKCmd()

Enables or disables NACK transmission.

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART or UART peripheral.	
NewState	new state of the NACK transmission. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.6.3.28 USART_StructInit()

Fills each USART_InitStruct member with its default value.

Parameters

USART InitStruct	pointer to a USART_InitTypeDef structure which will be initialized.

Return values

None

4.1.6.3.29 USART_WakeUpConfig()

Selects the USART WakeUp method.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
USART_WakeUp	specifies the USART wakeup method. This parameter can be one of the following values:	
	USART_WakeUp_IdleLine: WakeUp by an idle line detection	
	USART_WakeUp_AddressMark: WakeUp by an address mark	

Return values

None

4.1.6.4 USART_Private_Functions

Modules

· Initialization and Configuration functions

Initialization and Configuration functions.

· Data transfers functions

Data transfers functions.

• MultiProcessor Communication functions

Multi-Processor Communication functions.

LIN mode functions

LIN mode functions.

• Halfduplex mode function

Half-duplex mode function.

· Smartcard mode functions

Smartcard mode functions.

· IrDA mode functions

IrDA mode functions.

• DMA transfers management functions

DMA transfers management functions.

· Interrupts and flags management functions

Interrupts and flags management functions.

4.1.6.4.1 Detailed Description

4.1.6.4.2 Initialization and Configuration functions

Initialization and Configuration functions.

Functions

void USART_DeInit (USART_TypeDef *USARTx)

Deinitializes the USARTx peripheral registers to their default reset values.

void USART_Init (USART_TypeDef *USARTx, USART_InitTypeDef *USART_InitStruct)
 Initializes the USARTx peripheral according to the specified parameters in the USART InitStruct.

void USART StructInit (USART InitTypeDef *USART InitStruct)

Fills each USART_InitStruct member with its default value.

• void USART_ClockInit (USART_TypeDef *USARTx, USART_ClockInitTypeDef *USART_ClockInitStruct)

Initializes the USARTx peripheral Clock according to the specified parameters in the USART_ClockInitStruct .

void USART_ClockStructInit (USART_ClockInitTypeDef *USART_ClockInitStruct)

Fills each USART_ClockInitStruct member with its default value.

• void USART_Cmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the specified USART peripheral.

void USART_SetPrescaler (USART_TypeDef *USARTx, uint8_t USART_Prescaler)

Sets the system clock prescaler.

void USART OverSampling8Cmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's 8x oversampling mode.

• void USART_OneBitMethodCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's one bit sampling method.

4.1.6.4.2.1 Detailed Description

Initialization and Configuration functions.

Initialization and Configuration functions

This subsection provides a set of functions allowing to initialize the USART in asynchronous and in synchronous modes.

- For the asynchronous mode only these parameters can be configured:
 - Baud Rate
 - Word Length
 - Stop Bit
 - Parity: If the parity is enabled, then the MSB bit of the data written in the data register is transmitted but is changed by the parity bit. Depending on the frame length defined by the M bit (8-bits or 9-bits), the possible USART frame formats are as listed in the following table:

	M bit	PCE bit	USART frame
	0	l 0	SB 8 bit data STB
	0	1	SB 7 bit data PB STB
	1	0 0	SB 9 bit data STB
	1	1 1	SB 8 bit data PB STB

- Hardware flow control
- Receiver/transmitter modes

The USART_Init() function follows the USART asynchronous configuration procedure (details for the procedure are available in reference manual (RM0090)).

 ${\mathord{\text{--}}}$ For the synchronous mode in addition to the asynchronous mode parameters these parameters should be also configured:

```
- USART Clock Enabled
- USART polarity
- USART phase
- USART LastBit
```

These parameters can be configured using the USART_ClockInit() function.

4.1.6.4.2.2 Function Documentation

USART_ClockInit()

Initializes the USARTx peripheral Clock according to the specified parameters in the USART_ClockInitStruct .

Parameters

USARTx where x can be 1, 2, 3 or 6 to select the USART peripheral.	
USART_ClockInitStruct	pointer to a USART_ClockInitTypeDef structure that contains the configuration information for the specified USART peripheral.

Note

The Smart Card and Synchronous modes are not available for UART4 and UART5.

Return values

None

USART_ClockStructInit()

Fills each USART_ClockInitStruct member with its default value.

Parameters

USART ClockInitStruct	pointer to a USART_ClockInitTypeDef structure which will be initialized.

Return values

None

USART_Cmd()

Enables or disables the specified USART peripheral.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the USARTx peripheral. This parameter can be: ENABLE or DISABLE.

Return values

None

USART_DeInit()

Deinitializes the USARTx peripheral registers to their default reset values.

Parameters

USARTx where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.

Return values

None

USART_Init()

 $Initializes \ the \ USARTx \ peripheral \ according \ to \ the \ specified \ parameters \ in \ the \ USART_InitStruct \ .$

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_InitStruct	pointer to a USART_InitTypeDef structure that contains the configuration information for
	the specified USART peripheral.

Return values

None

USART_OneBitMethodCmd()

Enables or disables the USART's one bit sampling method.

Parameters

USARTx where x can	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the USART one bit sampling method. This parameter can be: ENABLE or DISABLE.

Return values

None

USART_OverSampling8Cmd()

Enables or disables the USART's 8x oversampling mode.

Note

This function has to be called before calling USART_Init() function in order to have correct baudrate Divider value

Parameters

USARTx where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.		where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
	NewState	new state of the USART 8x oversampling mode. This parameter can be: ENABLE or DISABLE.

Return values

None

USART_SetPrescaler()

Sets the system clock prescaler.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_Prescaler	specifies the prescaler clock.

Note

The function is used for IrDA mode with UART4 and UART5.

Return values

None

USART_StructInit()

Fills each USART_InitStruct member with its default value.

Parameters

Return values

None	

4.1.6.4.3 Data transfers functions

Data transfers functions.

Functions

- void USART_SendData (USART_TypeDef *USARTx, uint16_t Data)
 - Transmits single data through the USARTx peripheral.
- uint16 t USART ReceiveData (USART TypeDef *USARTx)

Returns the most recent received data by the USARTx peripheral.

4.1.6.4.3.1 Detailed Description

Data transfers functions.

Data transfers functions

This subsection provides a set of functions allowing to manage the USART data transfers.

During an USART reception, data shifts in least significant bit first through the RX pin. In this mode, the USART_DR register consists of a buffer (RDR) between the internal bus and the received shift register.

When a transmission is taking place, a write instruction to the USART_DR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

The read access of the USART_DR register can be done using the USART_ReceiveData() function and returns the RDR buffered value. Whereas a write access to the USART_DR can be done using USART_SendData() function and stores the written data into TDR buffer.

4.1.6.4.3.2 Function Documentation

USART_ReceiveData()

Returns the most recent received data by the USARTx peripheral.

Parameters

USARTx where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.

Return values

The | received data.

USART_SendData()

Transmits single data through the USARTx peripheral.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
Data	the data to transmit.

Return values

None

4.1.6.4.4 MultiProcessor Communication functions

Multi-Processor Communication functions.

Functions

- void USART_SetAddress (USART_TypeDef *USARTx, uint8_t USART_Address)

 Sets the address of the USART node.
- void USART_ReceiverWakeUpCmd (USART_TypeDef *USARTx, FunctionalState NewState)
 Determines if the USART is in mute mode or not.
- void USART_WakeUpConfig (USART_TypeDef *USARTx, uint16_t USART_WakeUp) Selects the USART WakeUp method.

4.1.6.4.4.1 Detailed Description

Multi-Processor Communication functions.

Multi-Processor Communication functions

This subsection provides a set of functions allowing to manage the USART multiprocessor communication.

For instance one of the USARTs can be the master, its TX output is connected to the RX input of the other USART. The others are slaves, their respective TX outputs are logically ANDed together and connected to the RX input of the master.

USART multiprocessor communication is possible through the following procedure:

- Program the Baud rate, Word length = 9 bits, Stop bits, Parity, Mode transmitter or Mode receiver and hardware flow control values using the USART_Init() function.
- 2. Configures the USART address using the USART_SetAddress() function.
- 3. Configures the wake up method (USART_WakeUp_IdleLine or USART_WakeUp_AddressMark) using USART_WakeUpConfig() function only for the slaves.
- 4. Enable the USART using the USART_Cmd() function.
- 5. Enter the USART slaves in mute mode using USART_ReceiverWakeUpCmd() function.

The USART Slave exit from mute mode when receive the wake up condition.

4.1.6.4.4.2 Function Documentation

USART_ReceiverWakeUpCmd()

Determines if the USART is in mute mode or not.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
NewState	new state of the USART mute mode. This parameter can be: ENABLE or DISABLE.	

Return values

None

USART_SetAddress()

Sets the address of the USART node.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_Address	Indicates the address of the USART node.

Return values

None

USART_WakeUpConfig()

Selects the USART WakeUp method.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_WakeUp	specifies the USART wakeup method. This parameter can be one of the following values:
	USART_WakeUp_IdleLine: WakeUp by an idle line detection
	 USART_WakeUp_AddressMark: WakeUp by an address mark

Return values

None

4.1.6.4.5 LIN mode functions

LIN mode functions.

Functions

void USART_LINBreakDetectLengthConfig (USART_TypeDef *USARTx, uint16_t USART_LINBreak
 — DetectLength)

Sets the USART LIN Break detection length.

void USART_LINCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's LIN mode.

void USART_SendBreak (USART_TypeDef *USARTx)

Transmits break characters.

4.1.6.4.5.1 Detailed Description

LIN mode functions.

```
LIN mode functions
 This subsection provides a set of functions allowing to manage the USART LIN
 Mode communication.
 In LIN mode, 8-bit data format with 1 stop bit is required in accordance with
 the LIN standard.
 Only this LIN Feature is supported by the USART IP:
    - LIN Master Synchronous Break send capability and LIN slave break detection
     capability: 13-bit break generation and 10/11 bit break detection
 USART LIN Master transmitter communication is possible through the following procedure:
     1. Program the Baud rate, Word length = 8bits, Stop bits = 1bit, Parity,
       Mode transmitter or Mode receiver and hardware flow control values using
       the USART_Init() function.
    2. Enable the USART using the USART_Cmd() function.
     3. Enable the LIN mode using the USART_LINCmd() function.
    4. Send the break character using USART_SendBreak() function.
 USART LIN Master receiver communication is possible through the following procedure:
    1. Program the Baud rate, Word length = 8bits, Stop bits = 1bit, Parity,
       Mode transmitter or Mode receiver and hardware flow control values using
       the USART_Init() function.
    2. Enable the USART using the USART_Cmd() function.
     3. Configures the break detection length using the USART_LINBreakDetectLengthConfig()
        function.
     4. Enable the LIN mode using the USART_LINCmd() function.
@note In LIN mode, the following bits must be kept cleared:
        - CLKEN in the USART_CR2 register,
        - STOP[1:0], SCEN, HDSEL and IREN in the USART_CR3 register.
```

4.1.6.4.5.2 Function Documentation

USART_LINBreakDetectLengthConfig()

Sets the USART LIN Break detection length.

Parameters

USARTx	where x can	ı be 1, 2, 3, 4	$_{ ext{o}}$, 5 or 6 to select the USAF	T or UART peripheral.
--------	-------------	-----------------	--	-----------------------

Parameters

USART_LINBreakDetectLength	specifies the LIN break detection length. This parameter can be one of the following values:
	USART_LINBreakDetectLength_10b: 10-bit break detection
	USART_LINBreakDetectLength_11b: 11-bit break detection

Return values

None

USART_LINCmd()

Enables or disables the USART's LIN mode.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the USART LIN mode. This parameter can be: ENABLE or DISABLE.

Return values

None

USART_SendBreak()

Transmits break characters.

Parameters

USARTx where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.

Return values

None

4.1.6.4.6 Halfduplex mode function

Half-duplex mode function.

Functions

• void USART_HalfDuplexCmd (USART_TypeDef *USARTx, FunctionalState NewState) Enables or disables the USART's Half Duplex communication.

4.1.6.4.6.1 Detailed Description

Half-duplex mode function.

```
Half-duplex mode function

This subsection provides a set of functions allowing to manage the USART Half-duplex communication.

The USART can be configured to follow a single-wire half-duplex protocol where the TX and RX lines are internally connected.

USART Half duplex communication is possible through the following procedure:

1. Program the Baud rate, Word length, Stop bits, Parity, Mode transmitter or Mode receiver and hardware flow control values using the USART_Init() function.

2. Configures the USART address using the USART_SetAddress() function.

3. Enable the USART using the USART_Cmd() function.

4. Enable the half duplex mode using USART_HalfDuplexCmd() function.

@note The RX pin is no longer used
@note In Half-duplex mode the following bits must be kept cleared:
```

4.1.6.4.6.2 Function Documentation

USART_HalfDuplexCmd()

Enables or disables the USART's Half Duplex communication.

LINEN and CLKEN bits in the USART_CR2 register.SCEN and IREN bits in the USART_CR3 register.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.	
NewState	new state of the USART Communication. This parameter can be: ENABLE or DISABLE.	

Return values

None

4.1.6.4.7 Smartcard mode functions

Smartcard mode functions.

Functions

- void USART_SetGuardTime (USART_TypeDef *USARTx, uint8_t USART_GuardTime)
 Sets the specified USART guard time.
- void USART_SmartCardCmd (USART_TypeDef *USARTx, FunctionalState NewState)

 Enables or disables the USART's Smart Card mode.
- void USART_SmartCardNACKCmd (USART_TypeDef *USARTx, FunctionalState NewState)
 Enables or disables NACK transmission.

4.1.6.4.7.1 Detailed Description

Smartcard mode functions.

Smartcard mode functions

This subsection provides a set of functions allowing to manage the USART Smartcard communication.

The Smartcard interface is designed to support asynchronous protocol Smartcards as defined in the ISO 7816-3 standard.

The USART can provide a clock to the smartcard through the SCLK output. In smartcard mode, SCLK is not associated to the communication but is simply derived from the internal peripheral input clock through a 5-bit prescaler.

Smartcard communication is possible through the following procedure:

- 1. Configures the Smartcard Prescaler using the USART_SetPrescaler() function.
- 2. Configures the Smartcard Guard Time using the USART_SetGuardTime() function.
- 3. Program the USART clock using the USART_ClockInit() function as following:
 - USART Clock enabled
 - USART CPOL Low
 - USART CPHA on first edge
 - USART Last Bit Clock Enabled
- 4. Program the Smartcard interface using the USART_Init() function as following:
 - Word Length = 9 Bits
 - 1.5 Stop Bit
 - Even parity
 - BaudRate = 12096 baud
 - Hardware flow control disabled (RTS and CTS signals)
 - Tx and Rx enabled
- Optionally you can enable the parity error interrupt using the USART_ITConfig() function
- 6. Enable the USART using the USART_Cmd() function.
- 7. Enable the Smartcard NACK using the USART_SmartCardNACKCmd() function.
- 8. Enable the Smartcard interface using the USART_SmartCardCmd() function.

Please refer to the ISO 7816-3 specification for more details.

@note It is also possible to choose 0.5 stop bit for receiving but it is recommended to use 1.5 stop bits for both transmitting and receiving to avoid switching between the two configurations.

@note In smartcard mode, the following bits must be kept cleared:

- LINEN bit in the USART_CR2 register.
- HDSEL and IREN bits in the USART_CR3 register.

 $\hbox{\tt @note Smartcard mode is available on USART peripherals only (not available on UART4 and UART5 peripherals). } \\$

4.1.6.4.7.2 Function Documentation

USART SetGuardTime()

Sets the specified USART guard time.

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART or UART peripheral.
USART_GuardTime	specifies the guard time.

Return values

None

USART_SmartCardCmd()

Enables or disables the USART's Smart Card mode.

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART or UART peripheral.
NewState	new state of the Smart Card mode. This parameter can be: ENABLE or DISABLE.

Return values

None

USART_SmartCardNACKCmd()

Enables or disables NACK transmission.

Parameters

USARTx	where x can be 1, 2, 3 or 6 to select the USART or UART peripheral.
NewState	new state of the NACK transmission. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.6.4.8 IrDA mode functions

IrDA mode functions.

Functions

- void USART_IrDAConfig (USART_TypeDef *USARTx, uint16_t USART_IrDAMode)
 Configures the USART's IrDA interface.
- void USART_IrDACmd (USART_TypeDef *USARTx, FunctionalState NewState)

 Enables or disables the USART's IrDA interface.

4.1.6.4.8.1 Detailed Description

IrDA mode functions.

IrDA mode functions

This subsection provides a set of functions allowing to manage the USART $\ensuremath{\mathsf{IrDA}}$ communication.

IrDA is a half duplex communication protocol. If the Transmitter is busy, any data on the IrDA receive line will be ignored by the IrDA decoder and if the Receiver is busy, data on the TX from the USART to IrDA will not be encoded by IrDA. While receiving data, transmission should be avoided as the data to be transmitted could be corrupted.

IrDA communication is possible through the following procedure:

- Program the Baud rate, Word length = 8 bits, Stop bits, Parity, Transmitter/Receiver modes and hardware flow control values using the USART_Init() function.
- 2. Enable the USART using the USART_Cmd() function.
- Configures the IrDA pulse width by configuring the prescaler using the USART_SetPrescaler() function.
- 4. Configures the IrDA USART_IrDAMode_LowPower or USART_IrDAMode_Normal mode using the USART_IrDAConfig() function.
- 5. Enable the IrDA using the USART_IrDACmd() function.

Onote A pulse of width less than two and greater than one PSC period(s) may or may not be rejected.

@note The receiver set up time should be managed by software. The IrDA physical layer specification specifies a minimum of 10 ms delay between transmission and reception (IrDA is a half duplex protocol).

@note In IrDA mode, the following bits must be kept cleared:

- LINEN, STOP and CLKEN bits in the USART_CR2 register.
- SCEN and HDSEL bits in the USART_CR3 register.

4.1.6.4.8.2 Function Documentation

USART_IrDACmd()

Enables or disables the USART's IrDA interface.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
NewState	new state of the IrDA mode. This parameter can be: ENABLE or DISABLE.

Return values

None

USART_IrDAConfig()

Configures the USART's IrDA interface.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_IrDAMode	specifies the IrDA mode. This parameter can be one of the following values:
	USART_IrDAMode_LowPower
	USART_IrDAMode_Normal

Return values

None

4.1.6.4.9 DMA transfers management functions

DMA transfers management functions.

Functions

• void USART_DMACmd (USART_TypeDef *USARTx, uint16_t USART_DMAReq, FunctionalState NewState)

Enables or disables the USART's DMA interface.

4.1.6.4.9.1 Detailed Description

DMA transfers management functions.

```
DMA transfers management functions
```

4.1.6.4.9.2 Function Documentation

USART_DMACmd()

Enables or disables the USART's DMA interface.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_DMAReq	specifies the DMA request. This parameter can be any combination of the following values:
	USART_DMAReq_Tx: USART DMA transmit request
	USART_DMAReq_Rx: USART DMA receive request
NewState	new state of the DMA Request sources. This parameter can be: ENABLE or DISABLE.

Return values

None

4.1.6.4.10 Interrupts and flags management functions

Interrupts and flags management functions.

Functions

- void USART_ITConfig (USART_TypeDef *USARTx, uint16_t USART_IT, FunctionalState NewState)
 Enables or disables the specified USART interrupts.
- FlagStatus USART_GetFlagStatus (USART_TypeDef *USARTx, uint16_t USART_FLAG)

 Checks whether the specified USART flag is set or not.

- void USART_ClearFlag (USART_TypeDef *USARTx, uint16_t USART_FLAG)
 Clears the USARTx's pending flags.
- ITStatus USART GetITStatus (USART TypeDef *USARTx, uint16 t USART IT)

Checks whether the specified USART interrupt has occurred or not.

void USART_ClearITPendingBit (USART_TypeDef *USARTx, uint16_t USART_IT)

Clears the USARTx's interrupt pending bits.

4.1.6.4.10.1 Detailed Description

Interrupts and flags management functions.

```
______
                 Interrupts and flags management functions
This subsection provides a set of functions allowing to configure the USART
Interrupts sources, DMA channels requests and check or clear the flags or
pending bits status.
The user should identify which mode will be used in his application to manage
the communication: Polling mode, Interrupt mode or DMA mode.
Polling Mode
 _____
In Polling Mode, the SPI communication can be managed by 10 flags:
   1. USART_FLAG_TXE : to indicate the status of the transmit buffer register
   2. USART_FLAG_RXNE : to indicate the status of the receive buffer register
   3. USART_FLAG_TC : to indicate the status of the transmit operation
   4. USART_FLAG_IDLE : to indicate the status of the Idle Line
   5. USART_FLAG_CTS : to indicate the status of the nCTS input
   6. USART_FLAG_LBD : to indicate the status of the LIN break detection
   7. USART_FLAG_NE : to indicate if a noise error occur
   8. USART_FLAG_FE : to indicate if a frame error occur
   9. USART_FLAG_PE : to indicate if a parity error occur
   10. USART_FLAG_ORE : to indicate if an Overrun error occur
In this Mode it is advised to use the following functions:
    - FlagStatus USART_GetFlagStatus (USART_TypeDef* USARTx, uint16_t USART_FLAG);
     - void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG);
Interrupt Mode
In Interrupt Mode, the USART communication can be managed by 8 interrupt sources
and 10 pending bits:
Pending Bits:
   1. USART_IT_TXE : to indicate the status of the transmit buffer register
   2. USART_IT_RXNE : to indicate the status of the receive buffer register
   3. USART_IT_TC : to indicate the status of the transmit operation
   4. USART_IT_IDLE : to indicate the status of the Idle Line
   5. USART_IT_CTS : to indicate the status of the nCTS input
   6. USART_IT_LBD : to indicate the status of the LIN break detection
   7. USART_IT_NE : to indicate if a noise error occur
   8. USART_IT_FE : to indicate if a frame error occur
   9. USART_IT_PE : to indicate if a parity error occur
   10. USART_IT_ORE : to indicate if an Overrun error occur
Interrupt Source:
   1. USART_IT_TXE : specifies the interrupt source for the Tx buffer empty
                     interrupt.
   2. USART_IT_RXNE : specifies the interrupt source for the Rx buffer not
                      empty interrupt.
   3. USART_IT_TC : specifies the interrupt source for the Transmit complete
                     interrupt.
   4. USART_IT_IDLE : specifies the interrupt source for the Idle Line interrupt.
   5. USART_IT_CTS : specifies the interrupt source for the CTS interrupt.
   6. USART_IT_LBD : specifies the interrupt source for the LIN break detection
                     interrupt.
```

7. USART_IT_PE : specifies the interrupt source for the parity error interrupt.

4.1.6.4.10.2 Function Documentation

USART ClearFlag()

Clears the USARTx's pending flags.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART_FLAG	specifies the flag to clear. This parameter can be any combination of the following values:
	USART_FLAG_CTS: CTS Change flag (not available for UART4 and UART5).
	USART_FLAG_LBD: LIN Break detection flag.
	USART_FLAG_TC: Transmission Complete flag.
	USART_FLAG_RXNE: Receive data register not empty flag.

Note

PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun error) and IDLE (Idle line detected) flags are cleared by software sequence: a read operation to USART_SR register (USART_GetFlagStatus()) followed by a read operation to USART_DR register (USART_ReceiveData()).

RXNE flag can be also cleared by a read to the USART_DR register (USART_ReceiveData()).

TC flag can be also cleared by software sequence: a read operation to USART_SR register (USART_GetFlagStatus()) followed by a write operation to USART_DR register (USART_SendData()).

TXE flag is cleared only by a write to the USART_DR register (USART_SendData()).

Return values

None

USART_ClearITPendingBit()

Clears the USARTx's interrupt pending bits.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
USART⊷	specifies the interrupt pending bit to clear. This parameter can be one of the following values:
_IT	USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
	USART_IT_LBD: LIN Break detection interrupt
	USART_IT_TC: Transmission complete interrupt.
	USART_IT_RXNE: Receive Data register not empty interrupt.

Note

PE (Parity error), FE (Framing error), NE (Noise error), ORE (OverRun error) and IDLE (Idle line detected) pending bits are cleared by software sequence: a read operation to USART_SR register (USART_GetITStatus()) followed by a read operation to USART_DR register (USART_ReceiveData()).

RXNE pending bit can be also cleared by a read to the USART DR register (USART ReceiveData()).

TC pending bit can be also cleared by software sequence: a read operation to USART_SR register (USART_GetITStatus()) followed by a write operation to USART_DR register (USART_SendData()).

TXE pending bit is cleared only by a write to the USART_DR register (USART_SendData()).

Return values

None

USART_GetFlagStatus()

Checks whether the specified USART flag is set or not.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.					
USART_FLAG	specifies the flag to check. This parameter can be one of the following values:					
	USART_FLAG_CTS: CTS Change flag (not available for UART4 and UART)					
	USART_FLAG_LBD: LIN Break detection flag					
	USART_FLAG_TXE: Transmit data register empty flag					
	USART_FLAG_TC: Transmission Complete flag					
	USART_FLAG_RXNE: Receive data register not empty flag					
	USART_FLAG_IDLE: Idle Line detection flag					
	USART_FLAG_ORE: OverRun Error flag					
	USART_FLAG_NE: Noise Error flag					
	USART_FLAG_FE: Framing Error flag					
	USART_FLAG_PE: Parity Error flag					

Return values

```
The new state of USART_FLAG (SET or RESET).
```

USART_GetITStatus()

Checks whether the specified USART interrupt has occurred or not.

Parameters

USARTx	where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.				
USART⊷	specifies the USART interrupt source to check. This parameter can be one of the following values:				
_IT	USART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)				
	USART_IT_LBD: LIN Break detection interrupt				
	USART_IT_TXE: Transmit Data Register empty interrupt				
	USART_IT_TC: Transmission complete interrupt				
	USART_IT_RXNE: Receive Data register not empty interrupt				
	USART_IT_IDLE: Idle line detection interrupt				
	 USART_IT_ORE_RX : OverRun Error interrupt if the RXNEIE bit is set 				
	USART_IT_ORE_ER: OverRun Error interrupt if the EIE bit is set				
	USART_IT_NE: Noise Error interrupt				
	USART_IT_FE: Framing Error interrupt				
	USART_IT_PE: Parity Error interrupt				
1					

Return values

```
The new state of USART_IT (SET or RESET).
```

USART_ITConfig()

Enables or disables the specified USART interrupts.

Parameters

USARTx where x can be 1, 2, 3, 4, 5 or 6 to select the USART or UART peripheral.
--

Parameters

USART⊷ _IT	specifies the USART interrupt sources to be enabled or disabled. This parameter can be one of the following values:					
	USART_IT_CTS: CTS change interrupt					
	USART_IT_LBD: LIN Break detection interrupt					
	USART_IT_TXE: Transmit Data Register empty interrupt					
	USART_IT_TC: Transmission complete interrupt					
	USART_IT_RXNE: Receive Data register not empty interrupt					
	USART_IT_IDLE: Idle line detection interrupt					
	USART_IT_PE: Parity Error interrupt					
	USART_IT_ERR: Error interrupt(Frame error, noise error, overrun error)					
NewState	new state of the specified USARTx interrupts. This parameter can be: ENABLE or DISABLE.					

Return values

None

4.1.6.5 USART_Exported_Constants

Modules

- USART_Word_Length
- USART_Stop_Bits
- USART_Parity
- USART_Mode
- USART_Hardware_Flow_Control
- USART_Clock
- USART_Clock_Polarity
- USART_Clock_Phase
- USART_Last_Bit
- USART_Interrupt_definition
- USART_DMA_Requests
- USART_WakeUp_methods
- USART_LIN_Break_Detection_Length
- USART_IrDA_Low_Power
- USART_Flags

Macros

- #define IS_USART_ALL_PERIPH(PERIPH)
- #define IS_USART_1236_PERIPH(PERIPH)

4.1.6.5.1 Detailed Description

4.1.6.5.2 Macro Definition Documentation

4.1.6.5.2.1 IS_USART_1236_PERIPH

Value:

```
(((PERIPH) == USART1) || \
((PERIPH) == USART2) || \
((PERIPH) == USART3) || \
((PERIPH) == USART6))
```

4.1.6.5.2.2 IS_USART_ALL_PERIPH

Macros

- #define USART_WordLength_8b ((uint16_t)0x0000)
- #define USART_WordLength_9b ((uint16_t)0x1000)
- #define IS_USART_WORD_LENGTH(LENGTH)

4.1.6.5.3.1 Detailed Description

4.1.6.5.3 USART_Word_Length

4.1.6.5.3.2 Macro Definition Documentation

IS_USART_WORD_LENGTH

USART_WordLength_8b

```
#define USART_WordLength_8b ((uint16_t)0x0000)
```

USART_WordLength_9b

```
#define USART_WordLength_9b ((uint16_t)0x1000)
```

4.1.6.5.4 USART_Stop_Bits

Macros

- #define USART StopBits 1 ((uint16 t)0x0000)
- #define USART_StopBits_0_5 ((uint16_t)0x1000)
- #define USART_StopBits_2 ((uint16_t)0x2000)
- #define USART_StopBits_1_5 ((uint16_t)0x3000)
- #define IS_USART_STOPBITS(STOPBITS)

4.1.6.5.4.1 Detailed Description

4.1.6.5.4.2 Macro Definition Documentation

IS USART STOPBITS

```
((STOPBITS) == USART_StopBits_0_5) || \
((STOPBITS) == USART_StopBits_2) || \
((STOPBITS) == USART_StopBits_1_5))
```

USART_StopBits_0_5

#define USART_StopBits_0_5 ((uint16_t)0x1000)

USART_StopBits_1

#define USART_StopBits_1 ((uint16_t)0x0000)

USART StopBits 1 5

#define USART_StopBits_1_5 ((uint16_t)0x3000)

USART_StopBits_2

#define USART_StopBits_2 ((uint16_t)0x2000)

4.1.6.5.5 USART Parity

Macros

- #define USART_Parity_No ((uint16_t)0x0000)
- #define USART_Parity_Even ((uint16_t)0x0400)
- #define USART_Parity_Odd ((uint16_t)0x0600)
- #define IS_USART_PARITY(PARITY)

4.1.6.5.5.1 Detailed Description

4.1.6.5.5.2 Macro Definition Documentation

IS_USART_PARITY

Value:

```
(((PARITY) == USART_Parity_No) || \
((PARITY) == USART_Parity_Even) || \
((PARITY) == USART_Parity_Odd))
```

USART_Parity_Even

#define USART_Parity_Even ((uint16_t)0x0400)

USART_Parity_No

#define USART_Parity_No ((uint16_t)0x0000)

USART_Parity_Odd

#define USART_Parity_Odd ((uint16_t)0x0600)

4.1.6.5.6 USART_Mode

Macros

- #define USART Mode Rx ((uint16 t)0x0004)
- #define USART_Mode_Tx ((uint16_t)0x0008)
- #define IS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00))

4.1.6.5.6.1 Detailed Description

4.1.6.5.6.2 Macro Definition Documentation

IS USART MODE

USART Mode Rx

```
#define USART_Mode_Rx ((uint16_t)0x0004)
```

USART_Mode_Tx

```
#define USART_Mode_Tx ((uint16_t)0x0008)
```

4.1.6.5.7 USART_Hardware_Flow_Control

Macros

- #define USART_HardwareFlowControl_None ((uint16_t)0x0000)
- #define USART_HardwareFlowControl_RTS ((uint16_t)0x0100)
- #define USART_HardwareFlowControl_CTS ((uint16_t)0x0200)
- #define USART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300)
- #define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)

4.1.6.5.7.1 Detailed Description

4.1.6.5.7.2 Macro Definition Documentation

IS_USART_HARDWARE_FLOW_CONTROL

```
\begin{tabular}{ll} \# define & IS\_USART\_HARDWARE\_FLOW\_CONTROL\,(\\ & CONTROL\ ) \end{tabular}
```

Value:

```
(((CONTROL) == USART_HardwareFlowControl_None) || \
((CONTROL) == USART_HardwareFlowControl_RTS) || \
((CONTROL) == USART_HardwareFlowControl_CTS) || \
((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
```

USART_HardwareFlowControl_CTS

```
#define USART_HardwareFlowControl_CTS ((uint16_t)0x0200)
```

USART HardwareFlowControl None

```
#define USART_HardwareFlowControl_None ((uint16_t)0x0000)
```

USART_HardwareFlowControl_RTS

```
\verb|#define USART_HardwareFlowControl_RTS ((uint16\_t)0x0100)|\\
```

USART_HardwareFlowControl_RTS_CTS

```
#define USART_HardwareFlowControl_RTS_CTS ((uint16_t)0x0300)
```

4.1.6.5.8 USART_Clock

Macros

- #define USART_Clock_Disable ((uint16_t)0x0000)
- #define USART_Clock_Enable ((uint16_t)0x0800)
- #define IS_USART_CLOCK(CLOCK)

4.1.6.5.8.1 Detailed Description

4.1.6.5.8.2 Macro Definition Documentation

IS_USART_CLOCK

USART_Clock_Disable

```
#define USART_Clock_Disable ((uint16_t)0x0000)
```

USART_Clock_Enable

#define USART_Clock_Enable ((uint16_t)0x0800)

4.1.6.5.9 USART Clock Polarity

Macros

- #define USART_CPOL_Low ((uint16_t)0x0000)
- #define USART_CPOL_High ((uint16_t)0x0400)
- #define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))

4.1.6.5.9.1 Detailed Description

4.1.6.5.9.2 Macro Definition Documentation

IS_USART_CPOL

USART_CPOL_High

#define USART_CPOL_High ((uint16_t)0x0400)

USART_CPOL_Low

#define USART_CPOL_Low ((uint16_t)0x0000)

4.1.6.5.10 USART_Clock_Phase

Macros

- #define USART_CPHA_1Edge ((uint16_t)0x0000)
- #define USART_CPHA_2Edge ((uint16_t)0x0200)
- #define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge))

4.1.6.5.10.1 Detailed Description

4.1.6.5.10.2 Macro Definition Documentation

IS_USART_CPHA

USART_CPHA_1Edge

```
#define USART_CPHA_1Edge ((uint16_t)0x0000)
```

USART_CPHA_2Edge

```
#define USART_CPHA_2Edge ((uint16_t)0x0200)
```

4.1.6.5.11 USART_Last_Bit

Macros

- #define USART LastBit Disable ((uint16 t)0x0000)
- #define USART_LastBit_Enable ((uint16_t)0x0100)
- #define IS_USART_LASTBIT(LASTBIT)

4.1.6.5.11.1 Detailed Description

4.1.6.5.11.2 Macro Definition Documentation

IS_USART_LASTBIT

Value:

```
(((LASTBIT) == USART_LastBit_Disable) || \
((LASTBIT) == USART_LastBit_Enable))
```

USART_LastBit_Disable

```
#define USART_LastBit_Disable ((uint16_t)0x0000)
```

USART_LastBit_Enable

```
#define USART_LastBit_Enable ((uint16_t)0x0100)
```

4.1.6.5.12 USART Interrupt definition

Modules

USART_Legacy

Macros

- #define USART_IT_PE ((uint16_t)0x0028)
- #define USART_IT_TXE ((uint16_t)0x0727)
- #define USART_IT_TC ((uint16_t)0x0626)
- #define USART_IT_RXNE ((uint16_t)0x0525)
- #define USART_IT_ORE_RX ((uint16_t)0x0325) /* In case interrupt is generated if the RXNEIE bit is set */
- #define USART_IT_IDLE ((uint16_t)0x0424)
- #define USART_IT_LBD ((uint16_t)0x0846)
- #define USART IT CTS ((uint16 t)0x096A)
- #define USART_IT_ERR ((uint16_t)0x0060)
- #define USART_IT_ORE_ER ((uint16_t)0x0360) /* In case interrupt is generated if the EIE bit is set */
- #define USART_IT_NE ((uint16_t)0x0260)
- #define USART IT FE ((uint16 t)0x0160)
- #define IS USART CONFIG IT(IT)
- #define IS_USART_GET_IT(IT)
- #define IS USART CLEAR IT(IT)

4.1.6.5.12.1 Detailed Description

4.1.6.5.12.2 Macro Definition Documentation

```
IS USART CLEAR IT
#define IS_USART_CLEAR_IT(
                IT )
Value:
                                 ((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS))
IS_USART_CONFIG_IT
#define IS_USART_CONFIG_IT(
                IT )
Value:
                                  (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \
((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
                                  ((IT) == USART_IT_CTS) || ((IT) == USART_IT_ERR))
IS_USART_GET_IT
#define IS_USART_GET_IT(
                IT )
Value:
```

(((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) || \
((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \

((IT) == USART_IT_NE) || ((IT) == USART_IT_FE))

((IT) == USART_IT_ORE_RX) || ((IT) == USART_IT_ORE_ER) || \

USART_IT_CTS

#define USART_IT_CTS ((uint16_t)0x096A)

USART_IT_ERR

#define USART_IT_ERR ((uint16_t)0x0060)

USART_IT_FE

#define USART_IT_FE ((uint16_t)0x0160)

USART_IT_IDLE

#define USART_IT_IDLE ((uint16_t)0x0424)

USART_IT_LBD

#define USART_IT_LBD ((uint16_t)0x0846)

USART IT NE

#define USART_IT_NE ((uint16_t)0x0260)

USART IT ORE ER

#define USART_IT_ORE_ER ((uint16_t)0x0360) /* In case interrupt is generated if the EIE bit is set */

USART_IT_ORE_RX

#define USART_IT_ORE_RX ((uint16_t)0x0325) /* In case interrupt is generated if the RXNEIE bit is set */

USART_IT_PE

#define USART_IT_PE ((uint16_t)0x0028)

USART IT RXNE

#define USART_IT_RXNE ((uint16_t)0x0525)

USART_IT_TC

#define USART_IT_TC ((uint16_t)0x0626)

USART_IT_TXE

#define USART_IT_TXE ((uint16_t)0x0727)

4.1.6.5.12.3 USART_Legacy

Macros

• #define USART IT ORE USART IT ORE ER

Detailed Description

Macro Definition Documentation

USART_IT_ORE

#define USART_IT_ORE USART_IT_ORE_ER

4.1.6.5.13 USART_DMA_Requests

Macros

- #define USART_DMAReq_Tx ((uint16_t)0x0080)
- #define USART_DMAReq_Rx ((uint16_t)0x0040)
- #define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00))

4.1.6.5.13.1 Detailed Description

4.1.6.5.13.2 Macro Definition Documentation

IS_USART_DMAREQ

USART_DMAReq_Rx

#define USART_DMAReq_Rx ((uint16_t)0x0040)

USART_DMAReq_Tx

#define USART_DMAReq_Tx ((uint16_t)0x0080)

4.1.6.5.14 USART_WakeUp_methods

Macros

- #define USART WakeUp IdleLine ((uint16 t)0x0000)
- #define USART WakeUp AddressMark ((uint16 t)0x0800)
- #define IS_USART_WAKEUP(WAKEUP)

4.1.6.5.14.1 Detailed Description

4.1.6.5.14.2 Macro Definition Documentation

IS_USART_WAKEUP

USART WakeUp AddressMark

```
#define USART_WakeUp_AddressMark ((uint16_t)0x0800)
```

USART_WakeUp_IdleLine

#define USART_WakeUp_IdleLine ((uint16_t)0x0000)

4.1.6.5.15 USART_LIN_Break_Detection_Length

Macros

- #define USART LINBreakDetectLength 10b ((uint16 t)0x0000)
- #define USART_LINBreakDetectLength_11b ((uint16_t)0x0020)
- #define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH)

4.1.6.5.15.1 Detailed Description

4.1.6.5.15.2 Macro Definition Documentation

IS_USART_LIN_BREAK_DETECT_LENGTH

USART_LINBreakDetectLength_10b

```
#define USART_LINBreakDetectLength_10b ((uint16_t)0x0000)
```

USART_LINBreakDetectLength_11b

#define USART_LINBreakDetectLength_11b ((uint16_t)0x0020)

4.1.6.5.16 USART_IrDA_Low_Power

Macros

- #define USART_IrDAMode_LowPower ((uint16_t)0x0004)
- #define USART IrDAMode Normal ((uint16 t)0x0000)
- #define IS_USART_IRDA_MODE(MODE)

4.1.6.5.16.1 Detailed Description

4.1.6.5.16.2 Macro Definition Documentation

IS_USART_IRDA_MODE

USART_IrDAMode_LowPower

```
#define USART_IrDAMode_LowPower ((uint16_t)0x0004)
```

USART_IrDAMode_Normal

```
#define USART_IrDAMode_Normal ((uint16_t)0x0000)
```

4.1.6.5.17 USART_Flags

Macros

- #define USART_FLAG_CTS ((uint16_t)0x0200)
- #define USART_FLAG_LBD ((uint16_t)0x0100)
- #define USART FLAG TXE ((uint16 t)0x0080)
- #define USART_FLAG_TC ((uint16_t)0x0040)
- #define USART_FLAG_RXNE ((uint16_t)0x0020)
- #define USART_FLAG_IDLE ((uint16_t)0x0010)
- #define USART_FLAG_ORE ((uint16_t)0x0008)
- #define USART_FLAG_NE ((uint16_t)0x0004)
- #define USART FLAG FE ((uint16 t)0x0002)
- #define USART FLAG PE ((uint16 t)0x0001)
- #define IS_USART_FLAG(FLAG)
- #define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16
 _t)0x00))
- #define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 7500001))
- #define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF)
- #define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)

4.1.6.5.17.1 Detailed Description

4.1.6.5.17.2 Macro Definition Documentation

IS_USART_ADDRESS

IS_USART_BAUDRATE

```
#define IS_USART_BAUDRATE(  BAUDRATE \ ) \ (((BAUDRATE) \ > \ 0) \ \&\& \ ((BAUDRATE) \ < \ 7500001))
```

IS_USART_CLEAR_FLAG

4.2 CMSIS 307

```
IS_USART_DATA
```

FLAG)

Value:

```
(((FLAG) == USART_FLAG_PE) || ((FLAG) == USART_FLAG_TXE) || \
((FLAG) == USART_FLAG_TC) || ((FLAG) == USART_FLAG_RXNE) || \
((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) || \
((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \
((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE))
```

USART_FLAG_CTS

#define USART_FLAG_CTS ((uint16_t)0x0200)

USART_FLAG_FE

#define USART_FLAG_FE ((uint16_t)0x0002)

USART_FLAG_IDLE

#define USART_FLAG_IDLE ((uint16_t)0x0010)

USART_FLAG_LBD

#define USART_FLAG_LBD ((uint16_t)0x0100)

USART_FLAG_NE

#define USART_FLAG_NE ((uint16_t)0x0004)

USART_FLAG_ORE

#define USART_FLAG_ORE ((uint16_t)0x0008)

USART_FLAG_PE

#define USART_FLAG_PE ((uint16_t)0x0001)

USART FLAG RXNE

#define USART_FLAG_RXNE ((uint16_t)0x0020)

USART_FLAG_TC

#define USART_FLAG_TC ((uint16_t)0x0040)

USART_FLAG_TXE

#define USART_FLAG_TXE ((uint16_t)0x0080)

4.2 CMSIS

Modules

• Stm32f4xx_system

4.2.1 Detailed Description

4.2.2 Stm32f4xx_system

Modules

- STM32F4xx_System_Private_Includes
- STM32F4xx_System_Private_TypesDefinitions
- STM32F4xx System Private Defines
- STM32F4xx_System_Private_Macros
- STM32F4xx_System_Private_Variables
- STM32F4xx_System_Private_FunctionPrototypes
- STM32F4xx_System_Private_Functions

4.2.2.1 Detailed Description

4.2.2.2 STM32F4xx_System_Private_Includes

Macros

- #define HSE_VALUE ((uint32_t)25000000)
- #define HSI_VALUE ((uint32_t)16000000)

4.2.2.2.1 Detailed Description

4.2.2.2.2 Macro Definition Documentation

4.2.2.2.1 HSE VALUE

#define HSE_VALUE ((uint32_t)25000000)

Default value of the External oscillator in Hz

4.2.2.2.2. HSI VALUE

#define HSI_VALUE ((uint32_t)16000000)
Value of the Internal oscillator in Hz

- 4.2.2.3 STM32F4xx_System_Private_TypesDefinitions
- 4.2.2.4 STM32F4xx_System_Private_Defines
- 4.2.2.5 STM32F4xx_System_Private_Macros
- 4.2.2.6 STM32F4xx System Private Variables

Variables

- uint32_t SystemCoreClock = 16000000
- const uint8_t AHBPrescTable [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}
- const uint8_t APBPrescTable [8] = {0, 0, 0, 0, 1, 2, 3, 4}

4.2.2.6.1 Detailed Description

4.2.2.6.2 Variable Documentation

4.2.2.6.2.1 AHBPrescTable

```
const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}
```

4.2.2.6.2.2 APBPrescTable

```
const uint8_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4}
```

4.2 CMSIS 309

4.2.2.6.2.3 SystemCoreClock

```
uint32_t SystemCoreClock = 16000000
```

4.2.2.7 STM32F4xx System Private FunctionPrototypes

4.2.2.8 STM32F4xx System Private Functions

Functions

void SystemInit (void)

Setup the microcontroller system Initialize the FPU setting, vector table location and External memory configuration.

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

4.2.2.8.1 Detailed Description

4.2.2.8.2 Function Documentation

4.2.2.8.2.1 SystemCoreClockUpdate()

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

Note

Each time the core clock (HCLK) changes, this function must be called to update SystemCoreClock variable value. Otherwise, any configuration based on this variable will be incorrect.

- The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source:
- If SYSCLK source is HSI, SystemCoreClock will contain the HSI VALUE(*)
- If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
- If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) or HSI_VALUE(*) multiplied/divided by the PLL factors.
- (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature.
- (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value depends on the application requirements), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.
 - · The result of this function could be not correct when using fractional value for HSE crystal.

Parameter	'S			
None				
Return val	ues			
None				

4.2.2.8.2.2 SystemInit()

void	SystemInit (
	void	

Setup the microcontroller system Initialize the FPU setting, vector table location and External memory configuration.

Parameters

None

Return values

None

Chapter 5

Data Structure Documentation

5.1 ADC InitTypeDef Struct Reference

#include <adc.h>

Data Fields

- uint32 t ClockPrescaler
- · uint32_t Resolution
- uint32_t DataAlign
- uint32_t ScanConvMode
- uint32_t EOCSelection
- uint32_t ContinuousConvMode
- uint32_t DMAContinuousRequests
- uint32_t NbrOfConversion
- uint32_t DiscontinuousConvMode
- uint32_t NbrOfDiscConversion
- uint32_t ExternalTrigConv
- uint32_t ExternalTrigConvEdge

5.1.1 Field Documentation

5.1.1.1 ClockPrescaler

uint32_t ClockPrescaler

Select the frequency of the clock to the ADC. The clock is common for all the ADCs. This parameter can be a value of ADC_ClockPrescaler

5.1.1.2 ContinuousConvMode

uint32_t ContinuousConvMode

Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to ENABLE or DISABLE.

5.1.1.3 DataAlign

uint32_t DataAlign

Specifies whether the ADC data alignment is left or right.

This parameter can be a value of ADC data align

5.1.1.4 DiscontinuousConvMode

uint32_t DiscontinuousConvMode

Specifies whether the conversion is performed in Discontinuous or not for regular channels. This parameter can be set to ENABLE or DISABLE.

5.1.1.5 DMAContinuousRequests

uint32_t DMAContinuousRequests

Specifies whether the DMA requests is performed in Continuous or in Single mode. This parameter can be set to ENABLE or DISABLE.

5.1.1.6 EOCSelection

uint32_t EOCSelection

Specifies whether the EOC flag is set at the end of single channel conversion or at the end of all conversions. This parameter can be a value of ADC_EOCSelection Note: Impact on overrun when not using DMA: When EOCSelection is set to ADC_EOC_SINGLE_CONV, overrun detection is automatically enabled, in this case each conversion data must be read. To perform ADC conversions without having to read all conversion data, this parameter must be set to ADC_EOC_SEQ_CONV

5.1.1.7 ExternalTrigConv

uint32_t ExternalTrigConv

Selects the external event used to trigger the conversion start of regular group. If set to ADC_SOFTWARE_START, external triggers are disabled. This parameter can be a value of ADC_External_trigger_Source_Regular Note: This parameter can be modified only if there is no conversion is ongoing.

5.1.1.8 ExternalTrigConvEdge

uint32_t ExternalTrigConvEdge

Selects the external trigger edge of regular group. If trigger is set to ADC_SOFTWARE_START, this parameter is discarded. This parameter can be a value of ADC_External_trigger_edge_Regular Note: This parameter can be modified only if there is no conversion is ongoing.

5.1.1.9 NbrOfConversion

uint32_t NbrOfConversion

Specifies the number of ADC conversions that will be done using the sequencer for regular channel group. This parameter must be a number between Min_Data = 1 and Max_Data = 16.

5.1.1.10 NbrOfDiscConversion

uint32_t NbrOfDiscConversion

Specifies the number of ADC discontinuous conversions that will be done using the sequencer for regular channel group. This parameter must be a number between Min_Data = 1 and Max_Data = 8.

5.1.1.11 Resolution

uint32_t Resolution

Configures the ADC resolution dual mode. This parameter can be a value of ADC Resolution

5.1.1.12 ScanConvMode

uint32_t ScanConvMode

Specifies whether the conversion is performed in Scan (multi channels) or Single (one channel) mode. This parameter can be set to ENABLE or DISABLE

The documentation for this struct was generated from the following file:

· drivers/adc.h

5.2 ADC_ChannelConfTypeDef Struct Reference

#include <adc.h>

Data Fields

- · uint32_t Channel
- uint32 t Rank
- uint32_t SamplingTime
- uint32_t Offset

5.2.1 Field Documentation

5.2.1.1 Channel

uint32_t Channel

The ADC channel to configure. This parameter can be a value of ADC_channels

5.2.1.2 Offset

uint32_t Offset

Reserved for future use, can be set to 0

5.2.1.3 Rank

uint32_t Rank

The rank in the regular group sequencer. This parameter must be a number between Min_Data = 1 and Max_Data = 16

5.2.1.4 SamplingTime

uint32_t SamplingTime

The sample time value to be set for the selected channel. This parameter can be a value of ADC_sampling_times. The documentation for this struct was generated from the following file:

• drivers/adc.h

5.3 ADC_CommonInitTypeDef Struct Reference

ADC Common Init structure definition

#include <stm32f4xx_adc.h>

Data Fields

- uint32_t ADC_Mode
- uint32_t ADC_Prescaler
- uint32 t ADC DMAAccessMode
- uint32_t ADC_TwoSamplingDelay

5.3.1 Detailed Description

ADC Common Init structure definition

5.3.2 Field Documentation

5.3.2.1 ADC DMAAccessMode

uint32_t ADC_DMAAccessMode

Configures the Direct memory access mode for multi ADC mode. This parameter can be a value of ADC_Direct_memory_access_mode_for_multi_mode

5.3.2.2 ADC_Mode

uint32_t ADC_Mode

Configures the ADC to operate in independent or multi mode. This parameter can be a value of ADC_Common_mode

5.3.2.3 ADC_Prescaler

uint32_t ADC_Prescaler

Select the frequency of the clock to the ADC. The clock is common for all the ADCs. This parameter can be a value of ADC Prescaler

5.3.2.4 ADC_TwoSamplingDelay

uint32_t ADC_TwoSamplingDelay

Configures the Delay between 2 sampling phases. This parameter can be a value of ADC_delay_between_2_sampling_phases. The documentation for this struct was generated from the following file:

· drivers/stm32f4xx adc.h

5.4 ADC_HandleTypeDef Struct Reference

#include <adc.h>

Data Fields

- ADC_TypeDef * Instance
- _ADC_InitTypeDef Init
- __IO uint32_t NbrOfCurrentConversionRank
- HAL_LockTypeDef Lock
- __IO HAL_ADC_StateTypeDef State
- IO uint32 t ErrorCode

5.4.1 Field Documentation

5.4.1.1 ErrorCode

__IO uint32_t ErrorCode ADC Error code

5.4.1.2 Init

_ADC_InitTypeDef Init ADC required parameters

5.4.1.3 Instance

ADC_TypeDef* Instance Register base address

5.4.1.4 Lock

HAL_LockTypeDef Lock
ADC locking object

5.4.1.5 NbrOfCurrentConversionRank

___IO uint32_t NbrOfCurrentConversionRank

ADC number of current conversion rank

5.4.1.6 State

__IO HAL_ADC_StateTypeDef State

ADC communication state

The documentation for this struct was generated from the following file:

· drivers/adc.h

5.5 ADC_InitTypeDef Struct Reference

ADC Init structure definition

#include <stm32f4xx_adc.h>

Data Fields

- uint32_t ADC_Resolution
- FunctionalState ADC ScanConvMode
- FunctionalState ADC_ContinuousConvMode
- uint32_t ADC_ExternalTrigConvEdge
- uint32 t ADC ExternalTrigConv
- uint32_t ADC_DataAlign
- · uint8 t ADC NbrOfConversion

5.5.1 Detailed Description

ADC Init structure definition

5.5.2 Field Documentation

5.5.2.1 ADC_ContinuousConvMode

 ${\tt FunctionalState\ ADC_ContinuousConvMode}$

Specifies whether the conversion is performed in Continuous or Single mode. This parameter can be set to ENABLE or DISABLE.

5.5.2.2 ADC_DataAlign

uint32_t ADC_DataAlign

Specifies whether the ADC data alignment is left or right. This parameter can be a value of ADC_data_align

5.5.2.3 ADC_ExternalTrigConv

uint32_t ADC_ExternalTrigConv

Select the external event used to trigger the start of conversion of a regular group. This parameter can be a value of ADC_extrenal_trigger_sources_for_regular_channels_conversion

5.5.2.4 ADC_ExternalTrigConvEdge

uint32_t ADC_ExternalTrigConvEdge

Select the external trigger edge and enable the trigger of a regular group. This parameter can be a value of ADC_external_trigger_edge_for_regular_channels_conversion

5.5.2.5 ADC_NbrOfConversion

uint8_t ADC_NbrOfConversion

Specifies the number of ADC conversions that will be done using the sequencer for regular channel group. This parameter must range from 1 to 16.

5.5.2.6 ADC_Resolution

uint32_t ADC_Resolution

Configures the ADC resolution dual mode. This parameter can be a value of ADC_resolution

5.5.2.7 ADC_ScanConvMode

FunctionalState ADC_ScanConvMode

Specifies whether the conversion is performed in Scan (multichannels) or Single (one channel) mode. This parameter can be set to ENABLE or DISABLE

The documentation for this struct was generated from the following file:

drivers/stm32f4xx_adc.h

5.6 analogin_s Struct Reference

#include <adc.h>

Data Fields

- ADCName adc
- Pin pin
- uint8_t channel

5.6.1 Field Documentation

5.6.1.1 adc

ADCName adc

5.6.1.2 channel

uint8_t channel

5.6.1.3 pin

Pin pin

The documentation for this struct was generated from the following file:

· drivers/adc.h

5.7 GPIO_InitTypeDef Struct Reference

GPIO Init structure definition

#include <adc.h>

Data Fields

- uint32_t Pin
- uint32_t Mode
- uint32_t Pull
- uint32_t Speed
- uint32_t Alternate
- uint32_t GPIO_Pin
- GPIOMode_TypeDef GPIO_Mode
- GPIOSpeed_TypeDef GPIO_Speed
- GPIOOType_TypeDef GPIO_OType
- GPIOPuPd_TypeDef GPIO_PuPd

5.7.1 Detailed Description

GPIO Init structure definition

5.7.2 Field Documentation

5.7.2.1 Alternate

uint32_t Alternate

Peripheral to be connected to the selected pins. This parameter can be a value of GPIO_Alternate_function_← selection

5.7.2.2 GPIO Mode

GPIOMode_TypeDef GPIO_Mode

Specifies the operating mode for the selected pins. This parameter can be a value of GPIOMode_TypeDef

5.7.2.3 GPIO OType

GPIOOType_TypeDef GPIO_OType

Specifies the operating output type for the selected pins. This parameter can be a value of GPIOOType TypeDef

5.7.2.4 GPIO_Pin

uint32_t GPIO_Pin

Specifies the GPIO pins to be configured. This parameter can be any value of GPIO_pins_define

5.7.2.5 GPIO PuPd

GPIOPuPd_TypeDef GPIO_PuPd

Specifies the operating Pull-up/Pull down for the selected pins. This parameter can be a value of $\frac{\text{GPIOPuPd}}{\text{TypeDef}}$

5.7.2.6 GPIO_Speed

GPIOSpeed_TypeDef GPIO_Speed

Specifies the speed for the selected pins. This parameter can be a value of GPIOSpeed_TypeDef

5.7.2.7 Mode

uint32_t Mode

Specifies the operating mode for the selected pins. This parameter can be a value of GPIO_mode_define

5.7.2.8 Pin

uint32_t Pin

Specifies the GPIO pins to be configured. This parameter can be any value of GPIO pins define

5.7.2.9 Pull

uint32_t Pull

Specifies the Pull-up or Pull-Down activation for the selected pins. This parameter can be a value of GPIO_pull_
define

5.7.2.10 Speed

uint32_t Speed

Specifies the speed for the selected pins. This parameter can be a value of GPIO_speed_define The documentation for this struct was generated from the following files:

- · drivers/adc.h
- · drivers/stm32f4xx_gpio.h

5.8 I2C_InitTypeDef Struct Reference

I2C Init structure definition

#include <stm32f4xx_i2c.h>

Data Fields

- uint32_t I2C_ClockSpeed
- uint16_t I2C_Mode
- uint16 t I2C DutyCycle
- uint16_t I2C_OwnAddress1
- uint16 t I2C Ack
- uint16_t I2C_AcknowledgedAddress

5.8.1 Detailed Description

I2C Init structure definition

5.8.2 Field Documentation

5.8.2.1 I2C Ack

uint16_t I2C_Ack

Enables or disables the acknowledgement. This parameter can be a value of I2C acknowledgement

5.8.2.2 I2C AcknowledgedAddress

uint16_t I2C_AcknowledgedAddress

Specifies if 7-bit or 10-bit address is acknowledged. This parameter can be a value of I2C acknowledged address

5.8.2.3 I2C_ClockSpeed

uint32_t I2C_ClockSpeed

Specifies the clock frequency. This parameter must be set to a value lower than 400kHz

5.8.2.4 I2C_DutyCycle

uint16_t I2C_DutyCycle

Specifies the I2C fast mode duty cycle. This parameter can be a value of I2C_duty_cycle_in_fast_mode

5.8.2.5 I2C_Mode

uint16_t I2C_Mode

Specifies the I2C mode. This parameter can be a value of I2C_mode

5.8.2.6 I2C_OwnAddress1

uint16_t I2C_OwnAddress1

Specifies the first device own address. This parameter can be a 7-bit or 10-bit address.

The documentation for this struct was generated from the following file:

• drivers/stm32f4xx_i2c.h

5.9 PinMap Struct Reference

#include <adc.h>

Data Fields

- Pin pin
- · int peripheral
- int function

5.9.1 Field Documentation

5.9.1.1 function

int function

5.9.1.2 peripheral

int peripheral

5.9.1.3 pin

Pin pin

The documentation for this struct was generated from the following file:

· drivers/adc.h

5.10 RCC_ClocksTypeDef Struct Reference

#include <stm32f4xx_rcc.h>

Data Fields

- uint32_t SYSCLK_Frequency
- uint32_t HCLK_Frequency
- uint32_t PCLK1_Frequency
- uint32_t PCLK2_Frequency

5.10.1 Field Documentation

5.10.1.1 HCLK_Frequency

uint32_t HCLK_Frequency

HCLK clock frequency expressed in Hz

5.10.1.2 PCLK1_Frequency

uint32_t PCLK1_Frequency

PCLK1 clock frequency expressed in Hz

5.10.1.3 PCLK2_Frequency

uint32_t PCLK2_Frequency

PCLK2 clock frequency expressed in Hz

5.10.1.4 SYSCLK_Frequency

uint32_t SYSCLK_Frequency

SYSCLK clock frequency expressed in Hz

The documentation for this struct was generated from the following file:

• drivers/stm32f4xx_rcc.h

5.11 USART_ClockInitTypeDef Struct Reference

USART Clock Init Structure definition

#include <stm32f4xx_usart.h>

Data Fields

- uint16_t USART_Clock
- uint16 t USART CPOL
- uint16_t USART_CPHA
- uint16_t USART_LastBit

5.11.1 Detailed Description

USART Clock Init Structure definition

5.11.2 Field Documentation

5.11.2.1 USART_Clock

uint16_t USART_Clock

Specifies whether the USART clock is enabled or disabled. This parameter can be a value of USART_Clock

5.11.2.2 USART_CPHA

uint16_t USART_CPHA

Specifies the clock transition on which the bit capture is made. This parameter can be a value of USART_Clock_Phase

5.11.2.3 **USART_CPOL**

uint16_t USART_CPOL

Specifies the steady state of the serial clock. This parameter can be a value of USART_Clock_Polarity

5.11.2.4 USART_LastBit

uint16_t USART_LastBit

Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of USART Last Bit

The documentation for this struct was generated from the following file:

· drivers/stm32f4xx usart.h

5.12 USART_InitTypeDef Struct Reference

USART Init Structure definition

#include <stm32f4xx_usart.h>

Data Fields

- uint32_t USART_BaudRate
- uint16 t USART WordLength
- · uint16 t USART StopBits
- uint16_t USART_Parity
- uint16_t USART_Mode
- uint16_t USART_HardwareFlowControl

5.12.1 Detailed Description

USART Init Structure definition

5.12.2 Field Documentation

5.12.2.1 USART BaudRate

uint32_t USART_BaudRate

This member configures the USART communication baud rate. The baud rate is computed using the following formula:

- IntegerDivider = ((PCLKx) / (8 * (OVR8+1) * (USART_InitStruct->USART_BaudRate)))
- FractionalDivider = ((IntegerDivider ((u32) IntegerDivider)) * 8 * (OVR8+1)) + 0.5 Where OVR8 is the "over-sampling by 8 mode" configuration bit in the CR1 register.

5.12.2.2 USART_HardwareFlowControl

uint16_t USART_HardwareFlowControl

Specifies wether the hardware flow control mode is enabled or disabled. This parameter can be a value of USART Hardware Flow Control

5.12.2.3 USART_Mode

uint16 t USART Mode

Specifies wether the Receive or Transmit mode is enabled or disabled. This parameter can be a value of USART_Mode

5.12.2.4 USART_Parity

uint16_t USART_Parity

Specifies the parity mode. This parameter can be a value of USART Parity

Note

When parity is enabled, the computed parity is inserted at the MSB position of the transmitted data (9th bit when the word length is set to 9 data bits; 8th bit when the word length is set to 8 data bits).

5.12.2.5 USART_StopBits

uint16_t USART_StopBits

Specifies the number of stop bits transmitted. This parameter can be a value of USART Stop Bits

5.12.2.6 USART_WordLength

uint16_t USART_WordLength

Specifies the number of data bits transmitted or received in a frame. This parameter can be a value of USART Word Length

The documentation for this struct was generated from the following file:

· drivers/stm32f4xx usart.h

Chapter 6

File Documentation

6.1 drivers/adc.c File Reference

```
#include <platform.h>
#include <stdlib.h>
#include <adc.h>
```

Functions

- void adc_init (Pin pin)
- uint32_t pinmap_find_peripheral (Pin pin)
- uint32_t pinmap_peripheral (Pin pin)
- void analogin_init (analogin_s *obj, Pin pin)
- void _ADC_Init (ADC_HandleTypeDef *hadc)
- uint32_t pinmap_find_function (Pin pin)
- uint32_t pinmap_function (Pin pin)

Initializes the analogue to digital converter, and configures the appropriate GPIO pin.

- void pinmap_pinout (Pin pin)
- void pin_function (Pin pin, int data)
- void _GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
- uint16_t adc_read (Pin pin)
- uint16_t _adc_read (analogin_s *obj)

Reads the current value of the ADC.

- uint32_t _ADC_GetValue (ADC_HandleTypeDef *hadc)
- int _ADC_PollForConversion (ADC_HandleTypeDef *hadc, uint32_t Timeout)
- void ADC ConfigChannel (ADC HandleTypeDef *hadc, ADC ChannelConfTypeDef *sConfig)
- void _ADC_Start (ADC_HandleTypeDef *hadc)

Variables

- ADC_HandleTypeDef AdcHandle
- const PinMap PinMap_ADC []

6.1.1 Function Documentation

6.1.1.1 _ADC_ConfigChannel()

```
6.1.1.2 _ADC_GetValue()
```

6.1.1.4 _ADC_PollForConversion()

6.1.1.5 _adc_read()

Reads the current value of the ADC.

Returns

Potential of the pin, relative to ground.

6.1.1.6 _ADC_Start()

6.1.1.7 _GPIO_Init()

6.1.1.8 adc_init()

```
void adc_init (
          Pin pin )
```

6.1.1.9 adc_read()

```
uint16_t adc_read (
          Pin pin )
```

6.1.1.10 analogin_init()

6.1.1.11 pin_function()

6.1.1.12 pinmap_find_function()

```
uint32_t pinmap_find_function (
    Pin pin )
```

6.1.1.13 pinmap_find_peripheral()

6.1.1.14 pinmap_function()

Initializes the analogue to digital converter, and configures the appropriate GPIO pin.

6.1.1.15 pinmap_peripheral()

6.1.1.16 pinmap_pinout()

```
void pinmap_pinout (
          Pin pin )
```

6.1.2 Variable Documentation

6.1.2.1 AdcHandle

ADC_HandleTypeDef AdcHandle

6.1.2.2 PinMap_ADC

```
const PinMap PinMap_ADC[]
Initial value:
    {PA_0, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 0,
    {PA_1, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 1,
{PA_2, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 2,
                                                                                      0) },
                                                                                      0) }.
    {PA_3, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 3,
    {PA_4, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 4,
    {PA_5, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 5,
                                                                                      0)},
    {PA_6, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 6,
                                                                                      0)},
    {PA_7, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 7,
                                                                                      0) }.
    {PB_0, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 8,
                                                                                      0) },
    {PB_1, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 9,
    {PC_0, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 10, 0)},
    {PC_1, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 11, 0)},
    {PC_2, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 12, 0)},
    {PC_3, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 13, 0)},
    {PC_4, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 14, 0)},
    {PC_5, (int)ADC1_BASE, STM_PIN_DATA_EXT(STM_MODE_ANALOG, GPIO_NOPULL, 0, 15, 0)},
        {NC, 0, 0}
```

6.2 drivers/adc.h File Reference

Internal analogue to digital converter (ADC) controller.

```
#include "stm32f4xx adc.h"
```

Data Structures

struct _ADC_InitTypeDef

- struct ADC_HandleTypeDef
- struct GPIO_InitTypeDef

GPIO Init structure definition

- struct PinMap
- struct analogin_s
- struct ADC_ChannelConfTypeDef

Macros

- #define ADC1_BASE (APB2PERIPH_BASE + 0x2000)
- #define STM_PIN_DATA_EXT(MODE, PUPD, AFNUM, CHANNEL, INVERTED) ((int)(((INVERTED & 0x01) << 15) | ((CHANNEL & 0x0F) << 11) | ((AFNUM & 0x0F) << 7) | ((PUPD & 0x07) << 4) | ((MODE & 0x0F) << 0)))
- #define STM_MODE_ANALOG (5)
- #define STM_PIN_CHANNEL(X) (((X) >> 11) & 0x0F)
- #define STM_PIN_MODE(X) (((X) >> 0) & 0x0F)
- #define STM_PIN_PUPD(X) (((X) >> 4) & 0x07)
- #define STM PIN AFNUM(X) (((X) >> 7) & 0x0F)
- #define STM_PORT(X) (((uint32_t)(X) >> 4) & 0xF)
- #define STM_PIN(X) ((uint32_t)(X) & 0xF)
- #define GPIO NOPULL ((uint32 t)0x00000000)
- #define GPIO_PULLUP ((uint32_t)0x00000001)
- #define GPIO_PULLDOWN ((uint32_t)0x00000002)
- #define UNUSED(x) ((void)(x))
- #define GPIOA BASE (AHB1PERIPH BASE + 0x0000)
- #define GPIO_SPEED_LOW ((uint32_t)0x00000000)
- #define GPIO_SPEED_MEDIUM ((uint32_t)0x00000001)
- #define GPIO_SPEED_FAST ((uint32_t)0x00000002)
- #define GPIO_SPEED_HIGH ((uint32_t)0x00000003)
- #define GPIO_MODE ((uint32_t)0x00000003)
- #define ADC CR1 SCANCONV(SCANCONV MODE) ((SCANCONV MODE) << 8)
- #define ADC SOFTWARE START ((uint32 t)ADC CR2 EXTSEL + 1)
- #define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1)
- #define ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV →
 _) 1) << POSITION_VAL(ADC_CR1_DISCNUM))
- #define ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) (uint8_t)1) << 20)
- #define ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9)
- #define ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10)
- #define ADC_SMPR1(_SAMPLETIME_, _CHANNELNB_) ((_SAMPLETIME_) << (3 * (((uint32_t)((uint16 ← t)(CHANNELNB))) 10)))
- #define ADC_SMPR2(_SAMPLETIME_, _CHANNELNB_) ((_SAMPLETIME_) << (3 * ((uint32_t)((uint16 ← _t)(_CHANNELNB_)))))
- #define ADC_SQR3_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_)))) << (5 * ((_RANKNB_) 1)))
- #define ADC_SQR2_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) 7)))
- #define ADC_SQR1_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5 * ((_RANKNB_) 13)))
- #define ADC CHANNEL VBAT ((uint32 t)ADC CHANNEL 18)
- #define ADC CHANNEL VREFINT ((uint32 t)ADC CHANNEL 17)
- #define ADC_CHANNEL_TEMPSENSOR ((uint32_t)ADC_CHANNEL_16)
- #define ADC_STAB_DELAY_US ((uint32_t) 3)
- #define IS BIT CLR(REG, BIT) (((REG) & (BIT)) == RESET)
- #define IS BIT SET(REG, BIT) (((REG) & (BIT)) != RESET)

```
#define _ADC_GET_FLAG(_ HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__))
 == ( FLAG ))

    #define RCC_GPIOA_CLK_ENABLE()

• #define RCC GPIOB CLK ENABLE()

    #define RCC GPIOC CLK ENABLE()

    #define RCC_ADC1_CLK_ENABLE()

    #define ADC CHANNEL 0 ((uint32 t)0x00000000)

• #define ADC CHANNEL 1 ((uint32 t)ADC CR1 AWDCH 0)

    #define ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1)

    #define ADC CHANNEL 3 ((uint32 t)(ADC CR1 AWDCH 1 | ADC CR1 AWDCH 0))

• #define ADC_CHANNEL_4 ((uint32_t)ADC_CR1_AWDCH_2)

    #define ADC CHANNEL 5 ((uint32 t)(ADC CR1 AWDCH 2 | ADC CR1 AWDCH 0))

    #define ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))

    #define ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_←

 AWDCH_0))
• #define ADC CHANNEL 8 ((uint32 t)ADC CR1 AWDCH 3)

    #define ADC CHANNEL 9 ((uint32 t)(ADC CR1 AWDCH 3 | ADC CR1 AWDCH 0))

• #define ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))

    #define ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_←

 AWDCH_0))
• #define ADC CHANNEL 12 ((uint32 t)(ADC CR1 AWDCH 3 | ADC CR1 AWDCH 2))

    #define ADC CHANNEL 13 ((uint32 t)(ADC CR1 AWDCH 3 | ADC CR1 AWDCH 2 | ADC CR1 ←

 AWDCH 0))

    #define ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_←

 AWDCH 1))

    #define ADC_CHANNEL_15 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_←

 AWDCH_1 | ADC_CR1_AWDCH_0))
```

Enumerations

```
enum HAL_LockTypeDef { HAL_UNLOCKED = 0x00 , HAL_LOCKED = 0x01 }
enum HAL_ADC_StateTypeDef {
    HAL_ADC_STATE_RESET = 0x00 , HAL_ADC_STATE_READY = 0x01 , HAL_ADC_STATE_BUSY = 0x02 ,
    HAL_ADC_STATE_BUSY_REG = 0x12 ,
    HAL_ADC_STATE_BUSY_INJ = 0x22 , HAL_ADC_STATE_BUSY_INJ_REG = 0x32 , HAL_ADC_STATE_TIMEOUT = 0x03 , HAL_ADC_STATE_ERROR = 0x04 ,
    HAL_ADC_STATE_EOC = 0x05 , HAL_ADC_STATE_EOC_REG = 0x15 , HAL_ADC_STATE_EOC_INJ = 0x25 , HAL_ADC_STATE_EOC_INJ_REG = 0x35 ,
    HAL_ADC_STATE_AWD = 0x06 }
enum PortName {
    PortA = 0 , PortB = 1 , PortC = 2 , PortD = 3 ,
    PortE = 4 , PortH = 7 }
enum ADCName { ADC_1 = (int)ADC1_BASE }
```

Functions

uint32_t pinmap_function (Pin pin)

Initializes the analogue to digital converter, and configures the appropriate GPIO pin.

void analogin_init (analogin_s *obj, Pin pin)

• #define ADC CHANNEL 16 ((uint32 t)ADC CR1 AWDCH 4)

#define ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))
 #define ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))

- uint32_t pinmap_peripheral (Pin pin)
- uint32_t pinmap_find_peripheral (Pin pin)
- void adc_init (Pin pin)
- void pinmap_pinout (Pin pin)

- void pin_function (Pin pin, int data)
- void _GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init)
- void ADC Init (ADC HandleTypeDef *hadc)
- void _ADC_ConfigChannel (ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
- void _ADC_Start (ADC_HandleTypeDef *hadc)
- int _ADC_PollForConversion (ADC_HandleTypeDef *hadc, uint32_t Timeout)
- uint32_t _ADC_GetValue (ADC_HandleTypeDef *hadc)
- uint16_t _adc_read (analogin_s *obj)

Reads the current value of the ADC.

uint16_t adc_read (Pin pin)

6.2.1 Detailed Description

Internal analogue to digital converter (ADC) controller.

Copyright

ARM University Program @ ARM Ltd 2014.

6.2.2 Macro Definition Documentation

6.2.2.1 _ADC_GET_FLAG

6.2.2.2 _IS_BIT_CLR

```
#define _IS_BIT_CLR(  REG, \\ BIT \ ) \ (((REG) \ \& \ (BIT)) == RESET)
```

6.2.2.3 _IS_BIT_SET

6.2.2.4 ADC1_BASE

#define ADC1_BASE (APB2PERIPH_BASE + 0x2000)

6.2.2.5 ADC_CHANNEL_0

#define ADC_CHANNEL_0 ((uint32_t)0x0000000)

6.2.2.6 ADC_CHANNEL_1

#define ADC_CHANNEL_1 ((uint32_t)ADC_CR1_AWDCH_0)

6.2.2.7 ADC_CHANNEL_10

#define ADC_CHANNEL_10 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))

6.2.2.8 ADC_CHANNEL_11

#define ADC_CHANNEL_11 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))

6.2.2.9 ADC_CHANNEL_12

#define ADC_CHANNEL_12 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2))

6.2.2.10 ADC_CHANNEL_13

#define ADC_CHANNEL_13 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))

6.2.2.11 ADC_CHANNEL_14

#define ADC_CHANNEL_14 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))

6.2.2.12 ADC CHANNEL 15

6.2.2.13 ADC_CHANNEL_16

#define ADC_CHANNEL_16 ((uint32_t)ADC_CR1_AWDCH_4)

6.2.2.14 ADC_CHANNEL_17

#define ADC_CHANNEL_17 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))

6.2.2.15 ADC CHANNEL 18

#define ADC_CHANNEL_18 ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))

6.2.2.16 ADC_CHANNEL_2

#define ADC_CHANNEL_2 ((uint32_t)ADC_CR1_AWDCH_1)

6.2.2.17 ADC_CHANNEL_3

#define ADC_CHANNEL_3 ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))

6.2.2.18 ADC_CHANNEL_4

#define ADC_CHANNEL_4 ((uint32_t)ADC_CR1_AWDCH_2)

6.2.2.19 ADC_CHANNEL_5

#define ADC_CHANNEL_5 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))

6.2.2.20 ADC_CHANNEL_6

#define ADC_CHANNEL_6 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))

6.2.2.21 ADC_CHANNEL_7

#define ADC_CHANNEL_7 ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))

6.2.2.22 ADC_CHANNEL_8

#define ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3)

6.2.2.23 ADC_CHANNEL_9

#define ADC_CHANNEL_9 ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0))

```
6.2.2.24 ADC_CHANNEL_TEMPSENSOR
#define ADC_CHANNEL_TEMPSENSOR ((uint32_t)ADC_CHANNEL_16)
6.2.2.25 ADC_CHANNEL_VBAT
#define ADC_CHANNEL_VBAT ((uint32_t)ADC_CHANNEL_18)
6.2.2.26 ADC_CHANNEL_VREFINT
#define ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_17)
6.2.2.27 ADC CR1 DISCONTINUOUS
#define ADC_CR1_DISCONTINUOUS(
                                        \_{NBR\_DISCONTINUOUSCONV\_} \ ) \ (((\_{NBR\_DISCONTINUOUSCONV}) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ - \ 1) \ << \ POSITION\_VAL(ADC \hookleftarrow CONTINUOUSCONV\_) \ + \ POSITION\_VAL(ADC ՝ CONTINUOUSCONV\_) \ +
CR1 DISCNUM))
6.2.2.28 ADC_CR1_SCANCONV
#define ADC_CR1_SCANCONV(
                                         _SCANCONV_MODE_ ) ((_SCANCONV_MODE_) << 8)
6.2.2.29 ADC_CR2_CONTINUOUS
#define ADC_CR2_CONTINUOUS(
                                        _CONTINUOUS_MODE_ ) ((_CONTINUOUS_MODE_) << 1)
6.2.2.30 ADC_CR2_DMAContReq
#define ADC_CR2_DMAContReq(
                                        _DMAContReq_MODE_ ) ((_DMAContReq_MODE_) << 9)
6.2.2.31 ADC_CR2_EOCSelection
#define ADC_CR2_EOCSelection(
                                         _EOCSelection_MODE_ ) ((_EOCSelection_MODE_) << 10)
6.2.2.32 ADC SMPR1
#define ADC_SMPR1(
                                        _SAMPLETIME_,
                                         \_CHANNELNB\_ ) ((\_SAMPLETIME\_) << (3 * (((uint32_t)((uint16_t)(\_CHANNELNB\_))) -
10)))
6.2.2.33 ADC_SMPR2
#define ADC_SMPR2(
                                         _SAMPLETIME_,
                                        _CHANNELNB_ ) ((_SAMPLETIME_) << (3 * ((uint32_t)((uint16_t)(_CHANNELNB_)))))
6.2.2.34 ADC_SOFTWARE_START
#define ADC_SOFTWARE_START ((uint32_t)ADC_CR2_EXTSEL + 1)
6.2.2.35 ADC_SQR1
#define ADC_SQR1(
                                        \_NbrOfConversion\_ ) (((\_NbrOfConversion\_) - (uint8_t)1) << 20)
```

6.2.2.36 ADC_SQR1_RK

6.2.2.37 ADC_SQR2_RK

6.2.2.38 ADC_SQR3_RK

6.2.2.39 ADC_STAB_DELAY_US

#define ADC_STAB_DELAY_US ((uint32_t) 3)

6.2.2.40 GPIO_MODE

#define GPIO_MODE ((uint32_t)0x0000003)

6.2.2.41 GPIO_NOPULL

#define GPIO_NOPULL ((uint32_t)0x00000000)

No Pull-up or Pull-down activation

6.2.2.42 GPIO_PULLDOWN

#define GPIO_PULLDOWN ((uint32_t)0x00000002)
Pull-down activation

6.2.2.43 GPIO_PULLUP

```
#define GPIO_PULLUP ((uint32_t)0x00000001)
Pull-up activation
```

6.2.2.44 GPIO SPEED FAST

```
#define GPIO_SPEED_FAST ((uint32_t)0x00000002)
Fast speed
```

6.2.2.45 GPIO_SPEED_HIGH

```
#define GPIO_SPEED_HIGH ((uint32_t)0x00000003)
High speed
```

6.2.2.46 GPIO_SPEED_LOW

```
\label{lower} \mbox{\tt \#define GPIO\_SPEED\_LOW ((uint32\_t)0x00000000)} \\ \mbox{\tt Low speed}
```

```
6.2.2.47 GPIO_SPEED_MEDIUM
#define GPIO_SPEED_MEDIUM ((uint32_t)0x0000001)
Medium speed
6.2.2.48 GPIOA_BASE
#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000)
6.2.2.49 RCC ADC1 CLK ENABLE
#define RCC_ADC1_CLK_ENABLE( )
Value:
                                                  do {
__IO uint32_t tmpreg; \
SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); \
Color= RCC_Peripheral clock enables.
                                                   /* Delay after an RCC peripheral clock enabling */ \
                                                  tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
                                                  UNUSED(tmpreg); \
                         } while(0)
6.2.2.50 RCC_GPIOA_CLK_ENABLE
#define RCC_GPIOA_CLK_ENABLE( )
Value:
                                                   __IO uint32_t tmpreg; \
                                                  SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
/* Delay after an RCC peripheral clock enabling */ \
tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
                                                  UNUSED(tmpreg); \
                         } while(0)
6.2.2.51 RCC GPIOB CLK ENABLE
#define RCC_GPIOB_CLK_ENABLE( )
Value:
                                                  do {
__IO uint32_t tmpreg; \
SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
/* Delay after an RCC peripheral clock enabling */ \
                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
                                                  UNUSED(tmpreg); \
                         } while(0)
6.2.2.52 RCC GPIOC CLK ENABLE
#define RCC_GPIOC_CLK_ENABLE( )
Value:
                                                    _IO uint32_t tmpreg; \
                                                  __TO dINESEC templeg, \
SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); \
/* Delay after an RCC peripheral clock enabling */ \
tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); \
UNUSED(tmpreg); \
                         } while(0)
6.2.2.53 STM_MODE_ANALOG
#define STM_MODE_ANALOG (5)
6.2.2.54 STM PIN
#define STM_PIN(
                   X ) ((uint32_t)(X) & 0xF)
```

6.2.2.55 STM_PIN_AFNUM

```
#define STM_PIN_AFNUM(  X \ ) \ (((X) \ >> \ 7) \ \& \ 0x0F)
```

6.2.2.56 STM_PIN_CHANNEL

```
#define STM_PIN_CHANNEL(  X \ ) \ (((X) \ >> \ 11) \ \& \ 0x0F)
```

6.2.2.57 STM_PIN_DATA_EXT

6.2.2.58 STM_PIN_MODE

```
#define STM_PIN_MODE(  X \ ) \ (((X) \ >> \ 0) \ \& \ 0x0F)
```

6.2.2.59 STM PIN PUPD

```
#define STM_PIN_PUPD( X ) (((X) >> 4) & 0x07)
```

6.2.2.60 STM_PORT

6.2.2.61 UNUSED

```
#define UNUSED( x ) ((void)(x))
```

6.2.3 Enumeration Type Documentation

6.2.3.1 ADCName

enum ADCName

Enumerator



6.2.3.2 HAL_ADC_StateTypeDef

enum HAL_ADC_StateTypeDef

Enumerator

HAL_ADC_STATE_RESET	ADC not yet initialized or disabled
HAL_ADC_STATE_READY	ADC peripheral ready for use

Enumerator

HAL_ADC_STATE_BUSY	An internal process is ongoing
HAL_ADC_STATE_BUSY_REG	Regular conversion is ongoing
HAL_ADC_STATE_BUSY_INJ	Injected conversion is ongoing
HAL_ADC_STATE_BUSY_INJ_REG	Injected and regular conversion are ongoing
HAL_ADC_STATE_TIMEOUT	Timeout state
HAL_ADC_STATE_ERROR	ADC state error
HAL_ADC_STATE_EOC	Conversion is completed
HAL_ADC_STATE_EOC_REG	Regular conversion is completed
HAL_ADC_STATE_EOC_INJ	Injected conversion is completed
HAL_ADC_STATE_EOC_INJ_REG	Injected and regular conversion are completed
HAL_ADC_STATE_AWD	ADC state analog watchdog

6.2.3.3 HAL_LockTypeDef

enum HAL_LockTypeDef

Enumerator

HAL_UNLOCKED	
HAL_LOCKED	

6.2.3.4 PortName

enum PortName

Enumerator

PortA	
PortB	
PortC	
PortD	
PortE	
PortH	

6.2.4 Function Documentation

6.2.4.1 _ADC_ConfigChannel()

6.2.4.2 _ADC_GetValue()

```
uint32_t _ADC_GetValue ( {\tt ADC\_HandleTypeDef} \ * \ hadc \ )
```

6.2.4.3 _ADC_Init()

```
6.2.4.4 _ADC_PollForConversion()
```

```
int _ADC_PollForConversion (
             ADC_HandleTypeDef * hadc,
              uint32_t Timeout )
6.2.4.5 _adc_read()
uint16_t _adc_read (
              analogin_s * obj )
Reads the current value of the ADC.
Returns
     Potential of the pin, relative to ground.
```

6.2.4.6 _ADC_Start()

```
void _ADC_Start (
            ADC_HandleTypeDef * hadc )
```

6.2.4.7 _GPIO_Init()

```
void _GPIO_Init (
             GPIO_TypeDef * GPIOx,
             GPIO_InitTypeDef * GPIO_Init )
```

6.2.4.8 adc_init()

```
void adc_init (
           Pin pin )
```

6.2.4.9 adc_read()

```
uint16_t adc_read (
            Pin pin )
```

6.2.4.10 analogin_init()

```
void analogin_init (
            analogin_s * obj,
             Pin pin )
```

6.2.4.11 pin_function()

```
void pin_function (
             Pin pin,
             int data )
```

6.2.4.12 pinmap_find_peripheral()

```
uint32_t pinmap_find_peripheral (
            Pin pin )
```

6.2.4.13 pinmap_function()

```
uint32_t pinmap_function (
             Pin pin )
```

Initializes the analogue to digital converter, and configures the appropriate GPIO pin.

6.2.4.14 pinmap_peripheral()

```
uint32_t pinmap_peripheral ( _{\rm Pin} _{\rm pin} )
```

6.2.4.15 pinmap_pinout()

```
void pinmap_pinout (
          Pin pin )
```

6.3 adc.h

Go to the documentation of this file.

```
00006 #ifndef ADC H
00007 #define ADC H
00008 #include "stm32f4xx_adc.h"
00009
00010 #define ADC1_BASE
                                          (APB2PERIPH_BASE + 0x2000)
00011 #define STM_PIN_DATA_EXT(MODE, PUPD, AFNUM, CHANNEL, INVERTED) ((int)(((INVERTED & 0x01) « 15) |
       ((CHANNEL & 0x0F) « 11) | ((AFNUM & 0x0F) « 7) | ((PUPD & 0x07) « 4) | ((MODE & 0x0F) « 0)))
00012 #define STM_MODE_ANALOG
00013 #define STM_PIN_CHANNEL(X) (((X) » 11) & 0x0F)
00014 #define STM_PIN_MODE(X) (((X) » 0) & 0x0F)
00015 #define STM_PIN_PUPD(X)
                                      (((X) » 4) & 0x07)
00013 #define STM_PIN_AFNUM(X) (((X) » 7) & 0x0F)
00017 #define STM_PORT(X) (((uint32_t)(X) » 4) & 0xF)
00018 #define STM_PIN(X) ((uint32_t)(X) & 0xF)
00019 #define GPIO_NOPULL
00020 #define GPIO_PULLUP
00021 #define GPIO_PULLDOWN
                                         ((uint32_t)0x00000000)
                                        ((uint32_t)0x00000001)
((uint32_t)0x00000002)
00022 #define UNUSED(x) ((void)(x))
00023 #define GPIOA_BASE
                                           (AHB1PERIPH_BASE + 0x0000)
00024 #define GPIO_SPEED_LOW
                                             ((uint32_t)0x00000000)
00025 #define GPIO_SPEED_MEDIUM
                                              ((uint32_t)0x00000001)
00026 #define GPIO_SPEED_FAST 00027 #define GPIO_SPEED_HIGH
                                             ((uint32_t)0x00000002)
((uint32_t)0x00000003)
00028 #define GPIO_MODE
                                           ((uint32_t)0x00000003)
00029 #define ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) « 8)
00030 #define ADC_SOFTWARE_START
                                                     ((uint32_t)ADC_CR2_EXTSEL + 1)
00031 #define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) « 1)
00032 #define ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1) «
POSITION_VAL(ADC_CR1_DISCNUM))
00033 #define ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1) « 20)
00034 #define ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) « 9)
00035 #define ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) « 10)
00036 \#define ADC_SMPR1(_SAMPLETIME_, _CHANNELNB_) ((_SAMPLETIME_) « (3 *
       (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10)))
00037 #define ADC_SMPR2(_SAMPLETIME_, _CHANNELNB_) ((_SAMPLETIME_) « (3 * ((uint32_t)((uint16_t)(_CHANNELNB_)))))
00038 #define ADC_SQR3_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) « (5 * ((_RANKNB_) -
00039 #define ADC_SQR2_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) « (5 * ((_RANKNB_) -
       7)))
00040 #define ADC_SQR1_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) « (5 * ((_RANKNB_) -
00042 #define ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_18)
00043 #define ADC_CHANNEL_VREFINT ((uint32_t)ADC_CHANNEL_18)
       13)))
00043 #define ADC_CHANNEL_TEMPSENSOR ((uint32_t)ADC_CHANNEL_16)
00044 #define ADC_STAB_DELAY_US
                                                       ((uint32_t) 3)
00045 #define _IS_BIT_CLR(REG, BIT)
                                                     (((REG) & (BIT)) == RESET)
(((REG) & (BIT)) != RESET)
00046 #define _IS_BIT_SET(REG, BIT)
00047 #define _ADC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) ==
00048
00049 #define RCC_GPIOA_CLK_ENABLE() do { \
                                                       __IO uint32_t tmpreg; \
SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
/* Delay after an RCC peripheral clock enabling */ \
00050
00051
00052
                                                       tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
00053
                                                       UNUSED (tmpreg); \
00054
00055
                               } while(0)
00056 #define RCC_GPIOB_CLK_ENABLE() do { \
                                                       __IO uint32_t tmpreg; \
SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
/* Delay after an RCC peripheral clock enabling */ \
00057
00058
00060
                                                        tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
00061
                                                       UNUSED(tmpreg); \
00062
                               } while(0)
00063 #define RCC_GPIOC_CLK_ENABLE() do { \
00064
                                                        IO uint32 t tmpreq; \
```

6.3 adc.h 337

```
00065
                                                       SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);\
                                                        /* Delay after an RCC peripheral clock enabling */ \
tmpreg = READ_BIT(RCC->AHBIENR, RCC_AHBIENR_GPIOCEN); \
00066
00067
                                                       UNUSED(tmpreg); \
00068
00069
                               } while(0)
00070
00071 #define RCC_ADC1_CLK_ENABLE()
                                                do { \
00072
                                                          _IO uint32_t tmpreg; \
00073
                                                       SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
                                                       /* Delay after an RCC peripheral clock enabling */ tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);
00074
00075
00076
                                                       UNUSED(tmpreg); \
00077
                               } while(0)
00078
00079 #define ADC_CHANNEL_0
                                              ((uint32_t)0x00000000)
00080 #define ADC_CHANNEL_1
00081 #define ADC_CHANNEL_2
                                              ((uint32_t)ADC_CR1_AWDCH_0)
((uint32_t)ADC_CR1_AWDCH_1)
00082 #define ADC_CHANNEL_3
                                              ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))
00083 #define ADC_CHANNEL_4
                                              ((uint32_t)ADC_CR1_AWDCH_2)
00084 #define ADC_CHANNEL_5
                                              ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))
00085 #define ADC_CHANNEL_6
                                              ((uint32_t)(ADC_CR1_AWDCH_2
                                                                               | ADC_CR1_AWDCH_1))
00086 #define ADC_CHANNEL_7
00087 #define ADC_CHANNEL_8
00088 #define ADC_CHANNEL_9
00089 #define ADC_CHANNEL_10
                                              ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))
                                              ((uint32_t)ADC_CR1_AWDCH_3)
((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0))
((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))
00090 #define ADC_CHANNEL_11
                                              ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1
                                                                                                     | ADC CR1 AWDCH 0))
00091 #define ADC_CHANNEL_12
                                              ((uint32_t)(ADC_CR1_AWDCH_3 |
                                                                                  ADC_CR1_AWDCH_2))
00092 #define ADC_CHANNEL_13
                                              ((uint32_t)(ADC_CR1_AWDCH_3 |
                                                                                 ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))
00093 #define ADC_CHANNEL_14
00094 #define ADC_CHANNEL_15
                                              ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))
((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 |
      ADC_CR1_AWDCH_0))
00095 #define ADC_CHANNEL_16
                                              ((uint32_t)ADC_CR1_AWDCH_4)
00096 #define ADC_CHANNEL_17
                                              ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))
00097 #define ADC_CHANNEL_18
                                              ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))
00098
00099
00100 typedef enum
00101 {
00102
         HAL UNLOCKED = 0 \times 00.
00103
         HAL\_LOCKED = 0x01
00104 } HAL_LockTypeDef;
00105
00106 typedef enum
00107 {
         HAL_ADC_STATE_RESET
00109
         HAL_ADC_STATE_READY
                                                       = 0x01,
00110
         HAL_ADC_STATE_BUSY
                                                      = 0 \times 02
         HAL_ADC_STATE_BUSY_REG
HAL_ADC_STATE_BUSY_INJ
HAL_ADC_STATE_BUSY_INJ_REG
00111
                                                      = 0x12.
00112
                                                       = 0x22.
00113
                                                       = 0x32,
00114
         HAL_ADC_STATE_TIMEOUT
                                                       = 0x03,
00115
         HAL_ADC_STATE_ERROR
                                                       = 0x04,
00116
         HAL_ADC_STATE_EOC
                                                       = 0 \times 05,
         HAL_ADC_STATE_EOC_REG
HAL_ADC_STATE_EOC_INJ
HAL_ADC_STATE_EOC_INJ_REG
                                                       = 0x15,
00117
                                                      = 0x25.
00118
00119
                                                       = 0x35,
         HAL_ADC_STATE_AWD
00122 }HAL_ADC_StateTypeDef;
00123
00124 typedef struct
00125 {
00126
         uint32_t ClockPrescaler;
00129
         uint32_t Resolution;
         uint32_t DataAlign;
00131
00133
         uint32_t ScanConvMode;
00136
         uint32_t EOCSelection;
00143
         uint32_t ContinuousConvMode;
         uint32_t DMAContinuousRequests;
00145
00147
         uint32_t NbrOfConversion;
         uint32_t DiscontinuousConvMode;
00150
00153
         uint32_t NbrOfDiscConversion;
00156
         uint32_t ExternalTrigConv;
00160
         uint32_t ExternalTrigConvEdge;
00164 }_ADC_InitTypeDef;
00165
00166 typedef struct
00167 {
00168 ADC_TypeDef
                                             *Instance;
         _ADC_InitTypeDef
IO uint32 t
                                               Init;
00170
                                             NbrOfCurrentConversionRank:
00172
00174
         //DMA_HandleTypeDef
                                               *DMA_Handle;
                                                                                  /*! < Pointer DMA Handler */
00175
00176
         HAL_LockTypeDef
         __IO HAL_ADC_StateTypeDef
00178
                                             State;
00180
           _IO uint32_t
                                             ErrorCode;
00181 }ADC_HandleTypeDef;
00182
```

```
00183 typedef struct
00185
        uint32_t Pin;
00187
        uint32_t Mode;
       uint32_t Pull;
uint32_t Speed;
00189
00191 uint32_t Speed;
00193 uint32_t Alternate;
00195 }GPIO_InitTypeDef;
00196
00197 typedef enum {
00198
          PortA = 0,
          PortB = 1,
00199
          PortC = 2,
00200
00201
          PortD = 3,
00202
          PortE = 4,
          PortH = 7
00203
00204 } PortName;
00205
00206 typedef struct {
00207
          Pin pin;
00208
           int peripheral;
00209
           int function;
00210 } PinMap;
00211
00212
00213
00214
00215 typedef enum {
00216
          ADC_1 = (int)ADC1_BASE
00217 } ADCName;
00218
00219
00220 typedef struct {
        ADCName adc;
00221
00222
          Pin pin;
          uint8_t channel;
00223
00224 }analogin_s ;
00226 typedef struct
00227 {
00228
        uint32_t Channel;
        uint32_t Rank;
00230
00232 uint32_t SamplingTime;
00234 uint32_t Offset;
00235 }ADC_ChannelConfTypeDef;
00236
00237
00241 uint32_t pinmap_function(Pin pin);
00242 void analogin_init(analogin_s *obj, Pin pin);
00243
00244 uint32_t pinmap_peripheral(Pin pin);
00245 uint32_t pinmap_find_peripheral(Pin pin);
00246 void adc_init(Pin pin);
00247 void pinmap_pinout(Pin pin);
00248 void pin_function(Pin pin, int data);
00249 void _GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init);
00250 void _ADC_Init(ADC_HandleTypeDef* hadc);
00251 static void local_ADC_Init(ADC_HandleTypeDef* hadc);
00252 void _ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig);
00253 void _ADC_Start(ADC_HandleTypeDef* hadc);
00254 int _ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);
00255 uint32_t _ADC_GetValue(ADC_HandleTypeDef* hadc);
00257
00258
00262 uint16_t _adc_read(analogin_s *obj);
00263 uint16_t adc_read(Pin pin);
00264
00265 #endif // ADC_H
```

6.4 drivers/comparator.c File Reference

```
#include <platform.h>
#include <comparator.h>
#include <stdlib.h>
```

Functions

· void comparator_init (void)

Initializes the internal comparator.

int comparator_read (void)

6.4.1 Function Documentation

6.4.1.1 comparator_init()

```
void comparator_init (
     void )
```

Initializes the internal comparator.

6.4.1.2 comparator_read()

```
int comparator_read (
     void )
```

6.5 drivers/comparator.h File Reference

Exposes functions of an internal comparator.

```
#include <adc.h>
```

Enumerations

enum ComparatorTriggerMode { CompNone , CompRising , CompFalling , CompBoth }

Functions

void comparator_init (void)

Initializes the internal comparator.

void comparator_set_trigger (ComparatorTriggerMode trig)

Reads the current value of the comparator.

void comparator_set_callback (void(*callback)(int state))

Pass a callback to the API, which is executed during the interrupt handler.

int comparator_read (void)

6.5.1 Detailed Description

Exposes functions of an internal comparator.

Copyright

ARM University Program © ARM Ltd 2014.

6.5.2 Enumeration Type Documentation

6.5.2.1 ComparatorTriggerMode

```
enum ComparatorTriggerMode
```

Defines the triggering mode of the comparator's interrupt.

Enumerator

CompNone	Disables the interrupt.
CompRising	Enables an interrupt on the falling edge.
CompFalling	Enables an interrupt on the rising edge.
CompBoth	Enables an interrupt on both the rising and falling edges.

6.5.3 Function Documentation

6.5.3.1 comparator_init()

```
void comparator_init (
     void )
```

Initializes the internal comparator.

6.5.3.2 comparator_read()

```
int comparator_read (
     void )
```

6.5.3.3 comparator_set_callback()

Pass a callback to the API, which is executed during the interrupt handler.

See also

comparator set trigger to configure and enable the interrupt.

Parameters

callback Callback function.

6.5.3.4 comparator_set_trigger()

Reads the current value of the comparator.

Returns

Output value of the comparator.

Configures the event which will cause an interrupt.

Parameters

trig New triggering mode.

6.6 comparator.h

Go to the documentation of this file.

```
00001
00006 #include <adc.h>
00007 #ifndef COMPARATOR_H
00008 #define COMPARATOR_H
00009
00010
00012 typedef enum {
00012 typeder tham (
00013 CompNone,
00014 CompRising,
         CompFalling,
00015
00016
          CompBoth
00017 } ComparatorTriggerMode;
00018
00019
00021 void comparator_init(void);
00026 //int comparator_read(void);
```

```
00027
00031 void comparator_set_trigger(ComparatorTriggerMode trig);
00032
00040 void comparator_set_callback(void (*callback)(int state));
00041
00042 int comparator_read(void);
00043
00044 #endif // COMPARATOR_H
```

6.7 drivers/gpio.c File Reference

```
#include <platform.h>
#include <gpio.h>
```

Functions

void gpio toggle (Pin pin)

Toggles a GPIO pin's output. A pin which is currently high is set low and a pin which is currently low is set high.

void gpio_set (Pin pin, int value)

Sets a pin to the specified logic level.

• int gpio get (Pin pin)

Get the current logic level of a GPIO pin. If the pin is high, this function will return a 1, else it will return 0.

void gpio_set_range (Pin pin_base, int count, int value)

Sets a range of sequential pins to the specified value.

unsigned int gpio_get_range (Pin pin_base, int count)

Returns the value of a range of sequential pins.

void gpio_set_mode (Pin pin, PinMode mode)

Configures the output mode of a GPIO pin.

void gpio_set_trigger (Pin pin, TriggerMode trig)

Configures the event which will cause an interrupt on a specified pin.

void gpio_set_callback (Pin pin, void(*callback)(int status))

Passes a callback function to the api which is called during the port's relevant interrupt.

- void EXTI0_IRQHandler (void)
- void EXTI1_IRQHandler (void)
- void EXTI2_IRQHandler (void)
- void EXTI3_IRQHandler (void)
- void EXTI4_IRQHandler (void)
- void EXTI9_5_IRQHandler (void)
- void EXTI15_10_IRQHandler (void)

Variables

- uint32_t IRQ_status
- uint32_t IRQ_port_num
- uint32_t IRQ_pin_index
- uint32_t EXTI_port_set
- uint32_t prioritygroup
- uint32_t priority

6.7.1 Function Documentation

6.7.1.1 EXTIO IRQHandler()

6.7.1.2 EXTI15_10_IRQHandler()

6.7.1.3 EXTI1_IRQHandler()

```
void EXTI1_IRQHandler ( void \ \ )
```

6.7.1.4 EXTI2_IRQHandler()

6.7.1.5 EXTI3_IRQHandler()

6.7.1.6 EXTI4_IRQHandler()

6.7.1.7 EXTI9_5_IRQHandler()

```
void EXTI9_5_IRQHandler ( void )
```

6.7.1.8 gpio_get()

```
int gpio_get (
          Pin pin )
```

Get the current logic level of a GPIO pin. If the pin is high, this function will return a 1, else it will return 0.

Parameters

```
pin Pin to read.
```

Returns

The logic level of the GPIO pin (0 if low, 1 if high).

6.7.1.9 gpio_get_range()

Returns the value of a range of sequential pins.

Parameters

pin_base	Starting pin.
count	Number of pins to set.

Returns

Value of the pins.

6.7.1.10 gpio_set()

Sets a pin to the specified logic level.

Parameters

pin	Pin to set.
value	New logic level of the pin (0 is low, otherwise high).

6.7.1.11 gpio_set_callback()

Passes a callback function to the api which is called during the port's relevant interrupt.

Warning

The pin argument specifies the port which will be interrupted on, not an individual pin. It is advised check the *status* variable to determine which pin caused the interrupt.

See also

gpio_set_trigger to configure and enable the interrupt.

Parameters

pin	Pin which specifies the port to use.
callback	Callback function.

6.7.1.12 gpio_set_mode()

```
void gpio_set_mode (
          Pin pin,
          PinMode mode )
```

Configures the output mode of a GPIO pin.

Used to set the GPIO as an input, output, and configure the possible pull-up or pull-down resistors.

Parameters

pin	Pin to set.
mode	New output mode of the pin.

6.7.1.13 gpio_set_range()

```
int count,
int value )
```

Sets a range of sequential pins to the specified value.

Parameters

pin_base	Starting pin.
count	Number of pins to set.
value	New value of the pins.

6.7.1.14 gpio_set_trigger()

Configures the event which will cause an interrupt on a specified pin.

Parameters

pin	Pin to trigger off.
trig	New triggering mode for the pin.

6.7.1.15 gpio_toggle()

```
void gpio_toggle (
          Pin pin )
```

Toggles a GPIO pin's output. A pin which is currently high is set low and a pin which is currently low is set high.

Parameters

pin Pin to toggle.

6.7.2 Variable Documentation

6.7.2.1 EXTI_port_set

```
uint32_t EXTI_port_set
```

6.7.2.2 IRQ_pin_index

uint32_t IRQ_pin_index

6.7.2.3 IRQ_port_num

uint32_t IRQ_port_num

6.7.2.4 IRQ_status

uint32_t IRQ_status

6.7.2.5 priority

uint32_t priority

6.7.2.6 prioritygroup

uint32_t prioritygroup

6.8 drivers/gpio.h File Reference

Implements general purpose I/O.
#include <platform.h>

Enumerations

enum PinMode {
 Reset , Input , Output , PullUp ,
 PullDown }

enum TriggerMode { None , Rising , Falling }

Functions

• void gpio_toggle (Pin pin)

Toggles a GPIO pin's output. A pin which is currently high is set low and a pin which is currently low is set high.

void gpio_set (Pin pin, int value)

Sets a pin to the specified logic level.

• int gpio_get (Pin pin)

Get the current logic level of a GPIO pin. If the pin is high, this function will return a 1, else it will return 0.

void gpio_set_range (Pin pin_base, int count, int value)

Sets a range of sequential pins to the specified value.

unsigned int gpio_get_range (Pin pin_base, int count)

Returns the value of a range of sequential pins.

• void gpio_set_mode (Pin pin, PinMode mode)

Configures the output mode of a GPIO pin.

• void gpio_set_trigger (Pin pin, TriggerMode trig)

Configures the event which will cause an interrupt on a specified pin.

void gpio_set_callback (Pin pin, void(*callback)(int status))

Passes a callback function to the api which is called during the port's relevant interrupt.

6.8.1 Detailed Description

Implements general purpose I/O.

Copyright

ARM University Program @ ARM Ltd 2014.

Exposes generic pin input / output controls. Use for any direct pin manipulation.

6.8.2 Enumeration Type Documentation

6.8.2.1 PinMode

enum PinMode

This enum describes the directional setup of a GPIO pin.

Enumerator

Reset	Resets the pin-mode to the default value.
Input	Sets the pin as an input with no pull-up or pull-down.

Enumerator

Output	Sets the pin as a low impedance output.
PullUp	Enables the internal pull-up resistor.
PullDown	Enables the internal pull-down resistor.

6.8.2.2 TriggerMode

```
enum TriggerMode
```

Defines the triggering mode of an interrupt.

Enumerator

None	Disables the interrupt.
Rising	Enables an interrupt on the falling edge.
Falling	Enables an interrupt on the rising edge.

6.8.3 Function Documentation

6.8.3.1 gpio_get()

```
int gpio_get (
          Pin pin )
```

Get the current logic level of a GPIO pin. If the pin is high, this function will return a 1, else it will return 0.

Parameters

pin	Pin to read.
-----	--------------

Returns

The logic level of the GPIO pin (0 if low, 1 if high).

6.8.3.2 gpio_get_range()

Returns the value of a range of sequential pins.

Parameters

1	pin_base	Starting pin.
(count	Number of pins to set.

Returns

Value of the pins.

6.8.3.3 gpio_set()

```
void gpio_set (
          Pin pin,
          int value )
```

Sets a pin to the specified logic level.

Parameters

pin	Pin to set.
value	New logic level of the pin (0 is low, otherwise high).

6.8.3.4 gpio_set_callback()

Passes a callback function to the api which is called during the port's relevant interrupt.

Warning

The pin argument specifies the port which will be interrupted on, not an individual pin. It is advised check the *status* variable to determine which pin caused the interrupt.

See also

gpio_set_trigger to configure and enable the interrupt.

Parameters

pin	Pin which specifies the port to use.
callback	Callback function.

6.8.3.5 gpio_set_mode()

```
void gpio_set_mode (
          Pin pin,
          PinMode mode )
```

Configures the output mode of a GPIO pin.

Used to set the GPIO as an input, output, and configure the possible pull-up or pull-down resistors.

Parameters

pin	Pin to set.
mode	New output mode of the pin.

6.8.3.6 gpio_set_range()

Sets a range of sequential pins to the specified value.

Parameters

pin_base	Starting pin.	
count	Number of pins to set.	
value	New value of the pins.	

6.8.3.7 gpio_set_trigger()

```
void gpio_set_trigger (
     Pin pin,
     TriggerMode trig )
```

Configures the event which will cause an interrupt on a specified pin.

Parameters

pin	Pin to trigger off.
trig	New triggering mode for the pin.

6.8.3.8 gpio_toggle()

Toggles a GPIO pin's output. A pin which is currently high is set low and a pin which is currently low is set high.

Parameters

```
pin Pin to toggle.
```

6.9 gpio.h

Go to the documentation of this file.

```
00001
00009 #ifndef PINS_H
00010 #define PINS_H
00011
00012 #include <platform.h>
00015 typedef enum {
00016
        Reset,
00017
        Input,
00018
        Output, PullUp,
00019
00020
        PullDown
00021 } PinMode;
00022
00024 typedef enum {
00025
        None,
00026
        Rising,
        Falling
00028 } TriggerMode;
00029
00035 void gpio_toggle(Pin pin);
00036
00041 void gpio_set(Pin pin, int value);
00042
00049 int gpio_get(Pin pin);
00050
00056 void gpio_set_range(Pin pin_base, int count, int value);
00057
00063 unsigned int gpio_get_range(Pin pin_base, int count);
00064
00073 void gpio_set_mode(Pin pin, PinMode mode);
00074
00081 void gpio_set_trigger(Pin pin, TriggerMode trig);
00082
00096 void gpio_set_callback(Pin pin, void (*callback)(int status));
00097
00098 #endif // PINS_H
00099
2016***********
```

6.10 drivers/i2c.c File Reference

```
#include <platform.h>
#include <stm32f4xx_i2c.h>
#include <STM32F4xx_RCC.h>
#include <STM32F4xx_GPIO.h>
```

Functions

· void i2c init ()

Initialises the hardware I2C module, any relevant pins and enables the module.

void i2c_write (uint8_t address, uint8_t *buffer, int buff_len)

Writes data to an I2C module.

• void i2c_read (uint8_t address, uint8_t *buffer, int buff_len)

Reads data from an I2C module.

6.10.1 Function Documentation

6.10.1.1 i2c_init()

```
void i2c_init (
```

Initialises the hardware I2C module, any relevant pins and enables the module.

6.10.1.2 i2c_read()

Reads data from an I2C module.

Parameters

address	I2C address of the slave.	
buffer	Data to be read.	
buff_len	Number of bytes to read.	

6.10.1.3 i2c_write()

Writes data to an I2C module.

Parameters

address	I2C address of the slave.
buffer	Data to be sent.
buff_len	Number of bytes to send.

6.11 drivers/i2c.h File Reference

Controller for hardware I2C module, configured as a master.

```
#include <stdint.h>
```

Functions

· void i2c init (void)

Initialises the hardware I2C module, any relevant pins and enables the module.

void i2c_write (uint8_t address, uint8_t *buffer, int buff_len)

Writes data to an I2C module.

void i2c_read (uint8_t address, uint8_t *buffer, int buff_len)

Reads data from an I2C module.

6.11.1 Detailed Description

Controller for hardware I2C module, configured as a master.

Copyright

ARM University Program © ARM Ltd 2014.

6.11.2 Function Documentation

6.11.2.1 i2c_init()

```
void i2c_init (
     void )
```

Initialises the hardware I2C module, any relevant pins and enables the module.

6.11.2.2 i2c_read()

Reads data from an I2C module.

Parameters

address	I2C address of the slave.	
buffer	Data to be read.	
buff_len	Number of bytes to read.	

6.11.2.3 i2c_write()

Writes data to an I2C module.

Parameters

address	I2C address of the slave.	
buffer	Data to be sent.	
buff_len	Number of bytes to send.	

6.12 i2c.h 351

6.12 i2c.h

Go to the documentation of this file.

6.13 drivers/platform.h File Reference

```
#include <STM32F4xx.h>
```

Macros

```
• #define CLK FREQ 8400000UL
```

- #define P SW PC 13
- #define P_LED_R PA_5
- #define P_LED_G PA_6
- #define P LED B PA 7
- #define P SW UP PA 1
- #define P SW CR PA 4
- #define P SW DN PB 0
- #define P_SW_LT PC_1
- #define P SW RT PC 0
- #define P_DBG_ISR PC_8
- #define P_DBG_MAIN PC_6
- #define P SPEAKER PB 6
- #define P_LCD_RS PA_9
- #define P_LCD_RW PA_8
- #define P_LCD_E PB_10
- #define P_LCD_DATA4 PB_4
- #define P_LCD_DATA5 PB_5
- #define P_LCD_DATA6 PB_3
- #define P_LCD_DATA7 PA_10
- #define P_IR PA_8
- #define P_SAMPLE PC_10
- #define P_PERIOD PC_12
- #define P_ADC PA_0
- #define P_CMP_PLUS PA_1
- #define P_CMP_NEG PA_0
- #define P_RX PA_3
- #define P_TX PA_2
- #define P_SCL PB_8
- #define P_SDA PB_9
- #define GET_PORT_INDEX(pin) ((pin) >> 16)
- #define GET_PIN_INDEX(pin) ((pin) & 0xFF)
- #define ADC_BITS 12
- #define ADC_MASK ((1u << ADC_BITS) 1)

```
• #define DAC BITS 8

    #define DAC_MASK ((1u << DAC_BITS) - 1)</li>

                    • #define LED ON 1
                    • #define LED OFF 0

    #define GET_PORT(pin) ((GPIO_TypeDef*)(AHB1PERIPH_BASE + 0x0400 * GET_PORT_INDEX(pin)))

Enumerations
                    enum Pin {
                              PA 0 = (0 << 16) | 0, PA 1 = (0 << 16) | 1, PA 2 = (0 << 16) | 2, PA 3 = (0 << 16) | 3,
                              PA_4 = (0 << 16) | 4, PA_5 = (0 << 16) | 5, PA_6 = (0 << 16) | 6, PA_7 = (0 << 16) | 7,
                              PA_8 = (0 << 16) | 8, PA_9 = (0 << 16) | 9, PA_10 = (0 << 16) | 10, PA_11 = (0 << 16) | 11, PA_11 = 
                              PA_{12} = (0 << 16) | 12, PA_{13} = (0 << 16) | 13, PA_{14} = (0 << 16) | 14, PA_{15} = (0 << 16) | 15, PA_{15} = (0 << 16) | 16, PA_{15} = (0 << 16) | 17, PA_{15} = (0 << 16) | 18, PA_{15} = (0 << 
                              PB 0 = (1 << 16) \mid 0, PB 1 = (1 << 16) \mid 1, PB 2 = (1 << 16) \mid 2, PB 3 = (1 << 16) \mid 3,
                              PB_4 = (1 << 16) | 4, PB_5 = (1 << 16) | 5, PB_6 = (1 << 16) | 6, PB_7 = (1 << 16) | 7,
                              PB_8 = (1 << 16) | 8, PB_9 = (1 << 16) | 9, PB_{10} = (1 << 16) | 10, PB_{12} = (1 << 16) | 12, PB_{10} = (1 << 16) | 10, PB_{10} = (1 << 16) | 12, PB_{10} = (1 << 16) | 12, PB_{10} = (1 << 16) | 10, PB_{10} = (1 << 16) | 10, PB_{10} = (1 << 16) | 10, PB_{10} = (1 << 16) | 12, PB_{10} = (1 << 16) | 10, PB_{10} = (1 << 16) | 10
                              PB_{13} = (1 << 16) \mid 13, PB_{14} = (1 << 16) \mid 14, PB_{15} = (1 << 16) \mid 15, PC_{0} = (2 << 16) \mid 0,
                              PC 1 = (2 << 16) | 1, PC 2 = (2 << 16) | 2, PC 3 = (2 << 16) | 3, PC 4 = (2 << 16) | 4,
                              PC_5 = (2 << 16) | 5, PC_6 = (2 << 16) | 6, PC_7 = (2 << 16) | 7, PC_8 = (2 << 16) | 8,
                              PC_{9} = (2 << 16) | 9, PC_{10} = (2 << 16) | 10, PC_{11} = (2 << 16) | 11, PC_{12} = (2 << 16) | 12, PC_{13} = (2 << 16) | 12, PC_{14} = (2 << 16) | 12, PC_{15} = (2 << 16
                              PC_{13} = (2 << 16) | 13, PC_{14} = (2 << 16) | 14, PC_{15} = (2 << 16) | 15, PD_{2} = (3 << 16) | 2,
                              PH_0 = (7 << 16) \mid 0, PH_1 = (7 << 16) \mid 1, NC = (int)0xFFFFFFF \}
6.13.1 Macro Definition Documentation
6.13.1.1 ADC BITS
 #define ADC_BITS 12
6.13.1.2 ADC MASK
 #define ADC_MASK ((1u << ADC_BITS) - 1)</pre>
6.13.1.3 CLK FREQ
 #define CLK_FREQ 8400000UL
6.13.1.4 DAC_BITS
 #define DAC_BITS 8
6.13.1.5 DAC MASK
 #define DAC_MASK ((1u << DAC_BITS) - 1)</pre>
6.13.1.6 GET_PIN_INDEX
 #define GET_PIN_INDEX(
                                                                            pin ) ((pin) & 0xFF)
6.13.1.7 GET_PORT
 #define GET_PORT(
                                                                             pin ) ((GPIO_TypeDef*) (AHB1PERIPH_BASE + 0x0400 * GET_PORT_INDEX(pin)))
6.13.1.8 GET_PORT_INDEX
  #define GET_PORT_INDEX(
```

pin) ((pin) >> 16)

```
6.13.1.9 LED_OFF
#define LED_OFF 0
6.13.1.10 LED_ON
#define LED_ON 1
6.13.1.11 P_ADC
#define P_ADC PA_0
6.13.1.12 P_CMP_NEG
#define P_CMP_NEG PA_0
6.13.1.13 P_CMP_PLUS
#define P_CMP_PLUS PA_1
6.13.1.14 P_DBG_ISR
#define P_DBG_ISR PC_8
6.13.1.15 P_DBG_MAIN
#define P_DBG_MAIN PC_6
6.13.1.16 P_IR
#define P_IR PA_8
6.13.1.17 P_LCD_DATA4
#define P_LCD_DATA4 PB_4
6.13.1.18 P_LCD_DATA5
#define P_LCD_DATA5 PB_5
6.13.1.19 P_LCD_DATA6
#define P_LCD_DATA6 PB_3
6.13.1.20 P LCD DATA7
#define P_LCD_DATA7 PA_10
6.13.1.21 P_LCD_E
#define P_LCD_E PB_10
6.13.1.22 P_LCD_RS
#define P_LCD_RS PA_9
6.13.1.23 P_LCD_RW
#define P_LCD_RW PA_8
```

```
6.13.1.24 P_LED_B
#define P_LED_B PA_7
6.13.1.25 P_LED_G
#define P_LED_G PA_6
6.13.1.26 P_LED_R
#define P_LED_R PA_5
6.13.1.27 P PERIOD
#define P_PERIOD PC_12
6.13.1.28 P_RX
#define P_RX PA_3
6.13.1.29 P_SAMPLE
#define P_SAMPLE PC_10
6.13.1.30 P_SCL
#define P_SCL PB_8
6.13.1.31 P_SDA
#define P_SDA PB_9
6.13.1.32 P_SPEAKER
#define P_SPEAKER PB_6
6.13.1.33 P_SW
#define P_SW PC_13
6.13.1.34 P_SW_CR
#define P_SW_CR PA_4
6.13.1.35 P SW DN
#define P_SW_DN PB_0
6.13.1.36 P_SW_LT
#define P_SW_LT PC_1
6.13.1.37 P_SW_RT
#define P_SW_RT PC_0
6.13.1.38 P_SW_UP
#define P_SW_UP PA_1
```

6.13.1.39 P_TX

#define P_TX PA_2

6.13.2 Enumeration Type Documentation

6.13.2.1 Pin

enum Pin

Enumerator

PA_0	
PA_1	
PA_2	
PA_3	
PA_4	
PA_5	
PA_6	
PA_7	
PA_8	
PA_9	
PA_10	
PA_11	
PA_12	
PA_13	
PA_14	
PA_15	
PB 0	
PB_1	
PB_2	
PB_3	
PB_4	
PB_5	
PB_6	
PB_7	
PB_8	
PB_9	
PB 10	
PB_12	
PB_13 PB_14	
PB_15	
PC_0	
PC_1	
PC_2	
PC_3	
PC_4	
PC_5	
PC_6	
PC_7	
PC_8	
PC_9	
PC_10	

Enumerator

PC_11	
PC_12	
PC_13	
PC_14	
PC_15	
PD_2	
PH_0	
PH_1	
NC	

6.14 platform.h

Go to the documentation of this file.

```
00001 #ifndef PLATFORM_H
00002 #define PLATFORM_H
00003
00005 \star + Add an include with the CMSIS Peripheral Access Layer.
00006 *
            The test project should now build and run.
00007 \,\,\star\, + Set CLK_FREQ to the core clock frequency.
80000
       \star + Define all the platforms pins in the Pin enumeration.
00009
            These do not need to be named Px_y, any form is allowed,
            for example PTXy.
00010
00011
        * + Ensure the GET_PORT_INDEX and GET_PIN_INDEX macros are
00012 *
           consistent with the Pin enumeration.
00013 \star + Set all the pin #defines to appropriate pins.
00014 \, * + Define DAC_BITS and ADC_BITS to the number of bits of the 00015 \, * \, on-board ADC / DAC that is being used by the drivers.
00016
00017
00018 #include <STM32F4xx.h>
00019
00020 // Core CPU frequency.
00021 #define CLK_FREQ 8400000UL
00022
00023 typedef enum {
00024
         PA_0 = (0 \ll 16)
               = (0 « 16)
00025
         PA_1
00026
         PA_2
               = (0 « 16)
00027
         PA_3
               = (0 \ll 16)
                                3.
00028
               = (0 \ll 16)
         PA 4
                                4,
               = (0 « 16)
00029
         PA_5
                                5,
00030
         PA_6
               = (0 « 16)
                                6,
00031
               = (0 « 16)
               = (0 « 16)
00032
         PA_8
                                8.
00033
         PA_9
               = (0 \ll 16)
                                9.
         PA_10 = (0 \ll 16)
00034
                                10,
00035
         PA_11 = (0 \ll 16)
                                11,
00036
         PA_{12} = (0 \ll 16)
                                12,
         PA_13 = (0 \leftarrow 16)
PA_14 = (0 \leftarrow 16)
PA_15 = (0 \leftarrow 16)
00037
00038
                                14,
00039
                                15,
00040
00041
         PB_0 = (1 \ll 16)
                                0.
00042
               = (1 « 16)
         PB_1
                                1,
00043
         PB_2
               = (1 « 16)
               = (1 « 16)
00044
         PB_3
                                3,
               = (1 « 16)
00045
         PB_4
                                4,
               = (1 « 16)
00046
         PB 5
                                5.
00047
         PB_6
               = (1 \ll 16)
                                6,
               = (1 « 16)
00048
         PB_7
00049
               = (1 « 16)
00050
         PB_9
               = (1 \ll 16)
         PB_10 = (1 \ll 16)
00051
                                10.
00052
         PB_{12} = (1 \ll 16)
                                12.
         PB_13 = (1 \ll 16)
00053
                                13,
00054
         PB_14 = (1 \ll 16)
                                14,
00055
         PB_15 = (1 \ll 16)
                                15,
00056
00057
         PC 0
               = (2 « 16) |
                                0,
         PC_1
PC_2
00058
               = (2 \ll 16)
                                1,
               = (2 « 16)
00059
                                2.
00060
               = (2 « 16)
                = (2 « 16) |
00061
```

6.14 platform.h 357

```
PC_5 = (2 \ldot 16) |
PC_6 = (2 \ldot 16) |
PC_7 = (2 \ldot 16) |
00062
00063
                                  6,
00064
         PC_8 = (2 \left 16) |
PC_9 = (2 \left 16) |
PC_10 = (2 \left 16) |
00065
                                 8,
00066
                                  9.
00067
                                 10.
         PC_11 = (2 \ll 16)
00068
                                 11,
00069
         PC_12 = (2 \ll 16)
00070
         PC_13 = (2 \ll 16)
                                 13,
         PC_14 = (2 « 16) | 14,
PC_15 = (2 « 16) | 15,
00071
00072
00073
00074
         PD_2 = (3 \ll 16) \mid 2,
00075
        PH_0 = (7 « 16) | 0,
PH_1 = (7 « 16) | 1,
// Not connected
NC = (int)0xFFFFFFFF
00076
00077
00078
00079
00080 } Pin;
00081
00082 /* Pin definitions */
00083
00084 // Module 5: IntDemo, IntProjectReactionTime
00085 // Module 7: AnalogLabSignalGenerator
00087 // Push-button.
00088 #define P_SW PC_13
00089
00090 // Module 5, 6, 7, 8, 9
00091 // RGB LEDs.
00092 #define P_LED_R PA_5
00093 #define P_LED_G PA_6
00094 #define P_LED_B PA_7
00095
00096 // Module 6: GPIOProjectSlideWhistle, GPIOLabBasicUI 00097 // Joystick control.
00098 #define P_SW_UP PA_1
00099 #define P_SW_CR PA_4
00100 #define P_SW_DN PB_0
00101 #define P_SW_LT PC_1
00102 #define P_SW_RT PC_0
00103
00104 // Module 5: IntDemo
00105 // Debug signals.
00106 #define P_DBG_ISR PC_8
00107 #define P_DBG_MAIN PC_6
00108
00109 // Module 6: GPIOProjectSlideWhistle 00110 // Speaker driven with GPIO.
00111 #define P_SPEAKER PB_6
00112
00113 // Module 6: GPIOLabBasicUI
00114 // Module 8: TimerProjectClock
00115 // Module 9: SerialDemoUART, SerialProjectGPSSpeedometer 00116 // LCD control.
00117 #define P_LCD_RS PA_9
00118 #define P_LCD_RW PA_8
00119 #define P_LCD_E PB_10
00120 #define P_LCD_DATA4 PB_4
00121 #define P_LCD_DATA5 PB_5
00122 #define P_LCD_DATA6 PB_3
00123 #define P LCD DATA7 PA 10
00124
00125 // Module 7, AnalogProject
00126 // IR LED.
00127 #define P_IR PA_8
00128
00129 // Module 8 Timers
00130 #define P_SAMPLE PC_10
00131 #define P_PERIOD PC_12
00132
00133 \// Other pins (for documentation).
00134 #define P_ADC PA_0
00135 //#define P_DAC PA
00136 #define P_CMP_PLUS PA_1
00137 #define P_CMP_NEG PA_0
00138 #define P_RX PA_3
00139 #define P_TX PA_2
00140 #define P_SCL PB_8
00141 #define P_SDA PB_9
00142
00143 /* Other useful macros */
00144
00145 #define GET_PORT_INDEX(pin) ((pin) » 16)
00146 #define GET_PIN_INDEX(pin) ((pin) & 0xFF)
00147
00148 #define ADC_BITS 12
```

6.15 drivers/stm32f4xx_adc.c File Reference

This file provides firmware functions to manage the following functionalities of the Analog to Digital Convertor (ADC) peripheral:

```
#include "stm32f4xx_adc.h"
#include "stm32f4xx_rcc.h"
```

Macros

- #define CR1_DISCNUM_RESET ((uint32_t)0xFFFF1FFF)
- #define CR1 AWDCH RESET ((uint32 t)0xFFFFFE0)
- #define CR1_AWDMode_RESET ((uint32_t)0xFF3FFDFF)
- #define CR1_CLEAR_MASK ((uint32_t)0xFCFFFEFF)
- #define CR2_EXTEN_RESET ((uint32_t)0xCFFFFFF)
- #define CR2_JEXTEN_RESET ((uint32_t)0xFFCFFFFF)
- #define CR2_JEXTSEL_RESET ((uint32_t)0xFFF0FFF)
- #define CR2 CLEAR MASK ((uint32 t)0xC0FFF7FD)
- #define SQR3_SQ_SET ((uint32_t)0x0000001F)
- #define SQR2_SQ_SET ((uint32_t)0x0000001F)
- #define SQR1_SQ_SET ((uint32_t)0x0000001F)
- #define SQR1_L_RESET ((uint32_t)0xFF0FFFF)
- #define JSQR JSQ SET ((uint32 t)0x0000001F)
- #define JSQR_JL_SET ((uint32_t)0x00300000)
- #define JSQR JL RESET ((uint32 t)0xFFCFFFFF)
- #define SMPR1_SMP_SET ((uint32_t)0x00000007)
- #define SMPR2_SMP_SET ((uint32_t)0x00000007)
- #define JDR OFFSET ((uint8 t)0x28)
- #define CDR_ADDRESS ((uint32_t)0x40012308)
- #define CR_CLEAR_MASK ((uint32_t)0xFFFC30E0)

Functions

void ADC_DeInit (void)

Deinitializes all ADCs peripherals registers to their default reset values.

void ADC Init (ADC TypeDef *ADCx, ADC InitTypeDef *ADC InitStruct)

Initializes the ADCx peripheral according to the specified parameters in the ADC_InitStruct.

void ADC_StructInit (ADC_InitTypeDef *ADC_InitStruct)

Fills each ADC InitStruct member with its default value.

void ADC_CommonInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Initializes the ADCs peripherals according to the specified parameters in the ADC_CommonlnitStruct.

void ADC_CommonStructInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Fills each ADC_CommonlnitStruct member with its default value.

void ADC_Cmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC peripheral.

void ADC_AnalogWatchdogCmd (ADC_TypeDef *ADCx, uint32_t ADC_AnalogWatchdog)

Enables or disables the analog watchdog on single/all regular or injected channels.

 void ADC_AnalogWatchdogThresholdsConfig (ADC_TypeDef *ADCx, uint16_t HighThreshold, uint16_← t LowThreshold)

Configures the high and low thresholds of the analog watchdog.

void ADC_AnalogWatchdogSingleChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel)

Configures the analog watchdog guarded single channel.

void ADC TempSensorVrefintCmd (FunctionalState NewState)

Enables or disables the temperature sensor and Vrefint channels.

void ADC_VBATCmd (FunctionalState NewState)

Enables or disables the VBAT (Voltage Battery) channel.

 void ADC_RegularChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_← t ADC_SampleTime)

Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.

void ADC SoftwareStartConv (ADC TypeDef *ADCx)

Enables the selected ADC software start conversion of the regular channels.

FlagStatus ADC_GetSoftwareStartConvStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start regular conversion Status.

void ADC EOCOnEachRegularChannelCmd (ADC TypeDef *ADCx, FunctionalState NewState)

Enables or disables the EOC on each regular channel conversion.

void ADC_ContinuousModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC continuous conversion mode.

void ADC_DiscModeChannelCountConfig (ADC_TypeDef *ADCx, uint8_t Number)

Configures the discontinuous mode for the selected ADC regular group channel.

void ADC_DiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode on regular group channel for the specified ADC.

uint16_t ADC_GetConversionValue (ADC_TypeDef *ADCx)

Returns the last ADCx conversion result data for regular channel.

uint32_t ADC_GetMultiModeConversionValue (void)

Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode.

void ADC_DMACmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC DMA request.

void ADC_DMARequestAfterLastTransferCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC DMA request after last transfer (Single-ADC mode)

void ADC_MultiModeDMARequestAfterLastTransferCmd (FunctionalState NewState)

Enables or disables the ADC DMA request after last transfer in multi ADC mode

 void ADC_InjectedChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_← t ADC_SampleTime)

Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time.

void ADC_InjectedSequencerLengthConfig (ADC_TypeDef *ADCx, uint8_t Length)

Configures the sequencer length for injected channels.

void ADC_SetInjectedOffset (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)

Set the injected channels conversion value offset.

void ADC_ExternalTrigInjectedConvConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjecConv)
 Configures the ADCx external trigger for injected channels conversion.

void ADC_ExternalTrigInjectedConvEdgeConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjec← ConvEdge)

Configures the ADCx external trigger edge for injected channels conversion.

void ADC_SoftwareStartInjectedConv (ADC_TypeDef *ADCx)

Enables the selected ADC software start conversion of the injected channels.

FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start injected conversion Status.

void ADC_AutoInjectedConvCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the selected ADC automatic injected group conversion after regular one.

void ADC_InjectedDiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode for injected group channel for the specified ADC.

uint16 t ADC GetInjectedConversionValue (ADC TypeDef *ADCx, uint8 t ADC InjectedChannel)

Returns the ADC injected channel conversion result.

void ADC_ITConfig (ADC_TypeDef *ADCx, uint16_t ADC_IT, FunctionalState NewState)

Enables or disables the specified ADC interrupts.

• FlagStatus ADC_GetFlagStatus (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Checks whether the specified ADC flag is set or not.

void ADC_ClearFlag (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Clears the ADCx's pending flags.

• ITStatus ADC GetITStatus (ADC TypeDef *ADCx, uint16 t ADC IT)

Checks whether the specified ADC interrupt has occurred or not.

void ADC_ClearITPendingBit (ADC_TypeDef *ADCx, uint16_t ADC_IT)

Clears the ADCx's interrupt pending bits.

6.15.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the Analog to Digital Convertor (ADC) peripheral:

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

- Initialization and Configuration (in addition to ADC multi mode selection)
- Analog Watchdog configuration
- Temperature Sensor & Vrefint (Voltage Reference internal) & VBAT management
- · Regular Channels Configuration
- · Regular Channels DMA Configuration
- · Injected channels Configuration
- · Interrupts and flags management

```
#
# # How to use this driver
# # How to use this driver
# # 1. Enable the ADC interface clock using
# # RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADCx, ENABLE);
# # 2. ADC pins configuration
# - Enable the clock for the ADC GPIOs using the following function:
# # RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
# - Configure these ADC pins in analog mode using GPIO_Init();
# # # 3. Configure the ADC Prescaler, conversion resolution and data
```

```
alignment using the ADC_Init() function.
4. Activate the ADC peripheral using ADC_Cmd() function.
Regular channels group configuration
_____
  - To configure the ADC regular channels group features, use
   ADC Init() and ADC RegularChannelConfig() functions.
  - To activate the continuous mode, use the ADC_continuousModeCmd()
  - To configurate and activate the Discontinuous mode, use the
   ADC_DiscModeChannelCountConfig() and ADC_DiscModeCmd() functions.
  - To read the ADC converted values, use the ADC_GetConversionValue()
   function.
Multi mode ADCs Regular channels configuration
  - Refer to "Regular channels group configuration" description to
   configure the ADC1, ADC2 and ADC3 regular channels.
  - Select the Multi mode ADC regular channels features (dual or
    triple mode) using ADC_CommonInit() function and configure
    the DMA mode using ADC_MultiModeDMARequestAfterLastTransferCmd() \,
   functions.
  - Read the ADCs converted values using the
    ADC GetMultiModeConversionValue() function.
{\tt DMA} for Regular channels group features configuration
 - To enable the DMA mode for regular channels group, use the
   ADC_DMACmd() function.
 - To enable the generation of DMA requests continuously at the end
   of the last DMA transfer, use the ADC_DMARequestAfterLastTransferCmd()
Injected channels group configuration
  - To configure the ADC Injected channels group features, use
    \verb|ADC_InjectedChannelConfig()| and & \verb|ADC_InjectedSequencerLengthConfig()| \\
    functions.
  - To activate the continuous mode, use the ADC continuousModeCmd()
    function.
  - To activate the Injected Discontinuous mode, use the
   ADC InjectedDiscModeCmd() function.
  - To activate the AutoInjected mode, use the ADC_AutoInjectedConvCmd()
  - To read the ADC converted values, use the ADC_GetInjectedConversionValue()
    function.
```

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.16 drivers/stm32f4xx adc.h File Reference

This file contains all the functions prototypes for the ADC firmware library. #include "stm32f4xx.h"

Data Structures

struct ADC InitTypeDef

ADC Init structure definition

struct ADC CommonInitTypeDef

ADC Common Init structure definition

Macros

- #define IS ADC ALL PERIPH(PERIPH)
- #define ADC Mode Independent ((uint32 t)0x00000000)
- #define ADC DualMode RegSimult InjecSimult ((uint32 t)0x00000001)
- #define ADC_DualMode_RegSimult_AlterTrig ((uint32_t)0x00000002)
- #define ADC DualMode InjecSimult ((uint32 t)0x00000005)
- #define ADC DualMode RegSimult ((uint32 t)0x00000006)
- #define ADC_DualMode_Interl ((uint32_t)0x00000007)
- #define ADC DualMode AlterTrig ((uint32 t)0x00000009)
- #define ADC TripleMode RegSimult InjecSimult ((uint32 t)0x00000011)
- #define ADC_TripleMode_RegSimult_AlterTrig ((uint32_t)0x00000012)
- #define ADC_TripleMode_InjecSimult ((uint32_t)0x00000015)
- #define ADC TripleMode RegSimult ((uint32 t)0x00000016)
- #define ADC TripleMode Interl ((uint32 t)0x00000017)
- #define ADC TripleMode AlterTrig ((uint32 t)0x00000019)
- #define IS ADC MODE(MODE)
- #define ADC Prescaler Div2 ((uint32 t)0x00000000)
- #define ADC_Prescaler_Div4 ((uint32_t)0x00010000)
- #define ADC Prescaler Div6 ((uint32 t)0x00020000)
- #define ADC Prescaler Div8 ((uint32 t)0x00030000)
- #define IS_ADC_PRESCALER(PRESCALER)
- #define ADC_DMAAccessMode_Disabled ((uint32_t)0x00000000) /* DMA mode disabled */
- #define ADC_DMAAccessMode_1 ((uint32_t)0x00004000) /* DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/
- #define ADC_DMAAccessMode_2 ((uint32_t)0x00008000) /* DMA mode 2 enabled (2 / 3 half-words by pairs
 2&1 then 1&3 then 3&2)*/
- #define ADC_DMAAccessMode_3 ((uint32_t)0x0000C000) /* DMA mode 3 enabled (2 / 3 bytes by pairs 2&1 then 1&3 then 3&2) */
- #define IS ADC DMA ACCESS MODE(MODE)
- #define ADC_TwoSamplingDelay_5Cycles ((uint32_t)0x00000000)
- #define ADC TwoSamplingDelay 6Cycles ((uint32 t)0x00000100)
- #define ADC TwoSamplingDelay 7Cycles ((uint32 t)0x00000200)
- #define ADC_TwoSamplingDelay_8Cycles ((uint32_t)0x00000300)
- #define ADC_TwoSamplingDelay_9Cycles ((uint32_t)0x00000400)
- #define ADC_TwoSamplingDelay_10Cycles ((uint32_t)0x00000500)
- #define ADC_TwoSamplingDelay_11Cycles ((uint32_t)0x00000600)
- #define ADC_TwoSamplingDelay_12Cycles ((uint32_t)0x00000700)
- #define ADC_TwoSamplingDelay_13Cycles ((uint32_t)0x00000800)
 #define ADC_TwoSamplingDelay_14Cycles ((uint32_t)0x00000900)
- #define ADC_TwoSamplingDelay_15Cycles ((uint32_t)0x00000A00)
- #define ADC_TwoSamplingDelay_16Cycles ((uint32_t)0x00000B00)
- #define ADC_TwoSamplingDelay_17Cycles ((uint32_t)0x00000C00)
- #define ADC TwoSamplingDelay 18Cycles ((uint32 t)0x00000D00)
- #define ADC TwoSamplingDelay 19Cycles ((uint32 t)0x00000E00)
- #define ADC TwoSamplingDelay 20Cycles ((uint32 t)0x00000F00)
- #define IS ADC SAMPLING DELAY(DELAY)

```
    #define ADC_Resolution_12b ((uint32_t)0x00000000)

    #define ADC_Resolution_10b ((uint32_t)0x01000000)

#define ADC_Resolution_8b ((uint32_t)0x02000000)
• #define ADC Resolution 6b ((uint32 t)0x03000000)

    #define IS ADC RESOLUTION(RESOLUTION)

    #define ADC_ExternalTrigConvEdge_None ((uint32_t)0x00000000)

    #define ADC ExternalTrigConvEdge Rising ((uint32 t)0x10000000)

    #define ADC_ExternalTrigConvEdge_Falling ((uint32_t)0x20000000)

    #define ADC_ExternalTrigConvEdge_RisingFalling ((uint32_t)0x30000000)

    #define IS ADC EXT TRIG EDGE(EDGE)

    #define ADC ExternalTrigConv T1 CC1 ((uint32 t)0x00000000)

    #define ADC ExternalTrigConv T1 CC2 ((uint32 t)0x01000000)

#define ADC_ExternalTrigConv_T1_CC3 ((uint32_t)0x02000000)

    #define ADC ExternalTrigConv T2 CC2 ((uint32 t)0x03000000)

#define ADC_ExternalTrigConv_T2_CC3 ((uint32_t)0x04000000)

    #define ADC ExternalTrigConv T2 CC4 ((uint32 t)0x05000000)

    #define ADC ExternalTrigConv T2 TRGO ((uint32 t)0x06000000)

    #define ADC ExternalTrigConv T3 CC1 ((uint32 t)0x07000000)

#define ADC_ExternalTrigConv_T3_TRGO ((uint32_t)0x08000000)
#define ADC_ExternalTrigConv_T4_CC4 ((uint32_t)0x09000000)
#define ADC_ExternalTrigConv_T5_CC1 ((uint32_t)0x0A000000)

    #define ADC ExternalTrigConv T5 CC2 ((uint32 t)0x0B000000)

    #define ADC ExternalTrigConv T5 CC3 ((uint32 t)0x0C000000)

#define ADC_ExternalTrigConv_T8_CC1 ((uint32_t)0x0D000000)

    #define ADC ExternalTrigConv T8 TRGO ((uint32 t)0x0E000000)

#define ADC_ExternalTrigConv_Ext_IT11 ((uint32_t)0x0F000000)

    #define IS_ADC_EXT_TRIG(REGTRIG)

    #define ADC DataAlign Right ((uint32 t)0x00000000)

    #define ADC DataAlign Left ((uint32 t)0x00000800)

    #define IS_ADC_DATA_ALIGN(ALIGN)

    #define ADC Channel 0 ((uint8 t)0x00)

    #define ADC Channel 1 ((uint8 t)0x01)

• #define ADC_Channel_2 ((uint8_t)0x02)

    #define ADC Channel 3 ((uint8 t)0x03)

    #define ADC Channel 4 ((uint8 t)0x04)

    #define ADC Channel 5 ((uint8 t)0x05)

    #define ADC Channel 6 ((uint8 t)0x06)

#define ADC_Channel_7 ((uint8_t)0x07)

    #define ADC_Channel_8 ((uint8_t)0x08)

• #define ADC Channel 9 ((uint8 t)0x09)

    #define ADC Channel 10 ((uint8 t)0x0A)

    #define ADC_Channel_11 ((uint8_t)0x0B)

    #define ADC Channel 12 ((uint8 t)0x0C)

    #define ADC_Channel_13 ((uint8_t)0x0D)

    #define ADC_Channel_14 ((uint8_t)0x0E)

    #define ADC Channel 15 ((uint8 t)0x0F)

    #define ADC Channel 16 ((uint8 t)0x10)

    #define ADC Channel 17 ((uint8 t)0x11)

#define ADC_Channel_18 ((uint8_t)0x12)

    #define ADC_Channel_TempSensor ((uint8_t)ADC_Channel_16)

• #define ADC Channel Vrefint ((uint8 t)ADC Channel 17)

    #define ADC Channel Vbat ((uint8 t)ADC Channel 18)

    #define IS ADC CHANNEL(CHANNEL)
```

#define ADC_SampleTime_3Cycles ((uint8_t)0x00)
 #define ADC_SampleTime_15Cycles ((uint8_t)0x01)

```
• #define ADC SampleTime 28Cycles ((uint8 t)0x02)
```

- #define ADC SampleTime 56Cycles ((uint8 t)0x03)
- #define ADC_SampleTime_84Cycles ((uint8_t)0x04)
- #define ADC SampleTime 112Cycles ((uint8 t)0x05)
- #define ADC_SampleTime_144Cycles ((uint8_t)0x06)
- #define ADC SampleTime 480Cycles ((uint8 t)0x07)
- #define IS ADC SAMPLE TIME(TIME)
- #define ADC_ExternalTrigInjecConvEdge_None ((uint32_t)0x00000000)
- #define ADC_ExternalTrigInjecConvEdge_Rising ((uint32_t)0x00100000)
- #define ADC ExternalTrigInjecConvEdge Falling ((uint32 t)0x00200000)
- #define ADC ExternalTrigInjecConvEdge RisingFalling ((uint32 t)0x00300000)
- #define IS ADC EXT INJEC TRIG EDGE(EDGE)
- #define ADC_ExternalTrigInjecConv_T1_CC4 ((uint32_t)0x00000000)
- #define ADC ExternalTrigInjecConv T1 TRGO ((uint32 t)0x00010000)
- #define ADC_ExternalTrigInjecConv_T2_CC1 ((uint32_t)0x00020000)
- #define ADC ExternalTrigInjecConv T2 TRGO ((uint32 t)0x00030000)
- #define ADC_ExternalTrigInjecConv_T3_CC2 ((uint32_t)0x00040000)
- #define ADC ExternalTrigInjecConv T3 CC4 ((uint32 t)0x00050000)
- #define ADC_ExternalTrigInjecConv_T4_CC1 ((uint32_t)0x00060000)
- #define ADC_ExternalTrigInjecConv_T4_CC2 ((uint32_t)0x00070000)
- #define ADC_ExternalTrigInjecConv_T4_CC3 ((uint32_t)0x00080000)
- #define ADC_ExternalTrigInjecConv_T4_TRGO ((uint32_t)0x00090000)
- #define ADC ExternalTrigInjecConv T5 CC4 ((uint32 t)0x000A0000)
- #define ADC_ExternalTrigInjecConv_T5_TRGO ((uint32_t)0x000B0000)
- #define ADC_ExternalTrigInjecConv_T8_CC2 ((uint32_t)0x000C0000)
- #define ADC_ExternalTrigInjecConv_T8_CC3 ((uint32_t)0x000D0000)
- #define ADC_ExternalTrigInjecConv_T8_CC4 ((uint32_t)0x000E0000)
- #define ADC ExternalTrigInjecConv Ext IT15 ((uint32 t)0x000F0000)
- #define IS ADC EXT INJEC TRIG(INJTRIG)
- #define ADC_InjectedChannel_1 ((uint8_t)0x14)
- #define ADC InjectedChannel 2 ((uint8 t)0x18)
- #define ADC InjectedChannel 3 ((uint8 t)0x1C)
- #define ADC_InjectedChannel_4 ((uint8_t)0x20)
- #define IS_ADC_INJECTED_CHANNEL(CHANNEL)
- #define ADC_AnalogWatchdog_SingleRegEnable ((uint32_t)0x00800200)
- #define ADC_AnalogWatchdog_SingleInjecEnable ((uint32_t)0x00400200)
- #define ADC_AnalogWatchdog_SingleRegOrInjecEnable ((uint32_t)0x00C00200)
- #define ADC AnalogWatchdog AllRegEnable ((uint32 t)0x00800000)
- #define ADC_AnalogWatchdog_AllInjecEnable ((uint32_t)0x00400000)
- #define ADC AnalogWatchdog AllRegAllInjecEnable ((uint32 t)0x00C00000)
- #define ADC AnalogWatchdog None ((uint32 t)0x00000000)
- #define IS_ADC_ANALOG_WATCHDOG(WATCHDOG)
- #define ADC_IT_EOC ((uint16_t)0x0205)
- #define ADC_IT_AWD ((uint16_t)0x0106)
- #define ADC_IT_JEOC ((uint16_t)0x0407)
- #define ADC_IT_OVR ((uint16_t)0x201A)
- #define IS ADC IT(IT)
- #define ADC FLAG AWD ((uint8 t)0x01)
- #define ADC FLAG EOC ((uint8 t)0x02)
- #define ADC_FLAG_JEOC ((uint8_t)0x04)
- #define ADC FLAG JSTRT ((uint8 t)0x08)
- #define ADC FLAG STRT ((uint8 t)0x10)
- #define ADC FLAG OVR ((uint8 t)0x20)
- #define IS ADC CLEAR FLAG(FLAG) ((((FLAG) & (uint8_t)0xC0) == 0x00) && ((FLAG) != 0x00))
- #define IS_ADC_GET_FLAG(FLAG)

- #define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
- #define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF)
- #define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4))
- #define IS ADC INJECTED RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4))
- #define IS ADC REGULAR LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10))
- #define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10))
- #define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8))

Functions

void ADC_DeInit (void)

Deinitializes all ADCs peripherals registers to their default reset values.

void ADC_Init (ADC_TypeDef *ADCx, ADC_InitTypeDef *ADC_InitStruct)

Initializes the ADCx peripheral according to the specified parameters in the ADC_InitStruct.

void ADC_StructInit (ADC_InitTypeDef *ADC_InitStruct)

Fills each ADC InitStruct member with its default value.

void ADC_Commonlnit (ADC_CommonlnitTypeDef *ADC_CommonlnitStruct)

Initializes the ADCs peripherals according to the specified parameters in the ADC_CommonInitStruct.

void ADC_CommonStructInit (ADC_CommonInitTypeDef *ADC_CommonInitStruct)

Fills each ADC_CommonInitStruct member with its default value.

void ADC Cmd (ADC TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC peripheral.

void ADC AnalogWatchdogCmd (ADC TypeDef *ADCx, uint32 t ADC AnalogWatchdog)

Enables or disables the analog watchdog on single/all regular or injected channels.

 void ADC_AnalogWatchdogThresholdsConfig (ADC_TypeDef *ADCx, uint16_t HighThreshold, uint16_← t LowThreshold)

Configures the high and low thresholds of the analog watchdog.

void ADC AnalogWatchdogSingleChannelConfig (ADC TypeDef *ADCx, uint8 t ADC Channel)

Configures the analog watchdog guarded single channel.

void ADC_TempSensorVrefintCmd (FunctionalState NewState)

Enables or disables the temperature sensor and Vrefint channels.

void ADC_VBATCmd (FunctionalState NewState)

Enables or disables the VBAT (Voltage Battery) channel.

void ADC_RegularChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_←
t ADC SampleTime)

Configures for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.

void ADC_SoftwareStartConv (ADC_TypeDef *ADCx)

Enables the selected ADC software start conversion of the regular channels.

FlagStatus ADC_GetSoftwareStartConvStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start regular conversion Status.

• void ADC_EOCOnEachRegularChannelCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the EOC on each regular channel conversion.

void ADC_ContinuousModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC continuous conversion mode.

void ADC_DiscModeChannelCountConfig (ADC_TypeDef *ADCx, uint8_t Number)

Configures the discontinuous mode for the selected ADC regular group channel.

void ADC_DiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode on regular group channel for the specified ADC.

uint16 t ADC GetConversionValue (ADC TypeDef *ADCx)

Returns the last ADCx conversion result data for regular channel.

• uint32 t ADC GetMultiModeConversionValue (void)

Returns the last ADC1, ADC2 and ADC3 regular conversions results data in the selected multi mode.

void ADC_DMACmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the specified ADC DMA request.

void ADC DMARequestAfterLastTransferCmd (ADC TypeDef *ADCx, FunctionalState NewState)

Enables or disables the ADC DMA request after last transfer (Single-ADC mode)

void ADC_MultiModeDMARequestAfterLastTransferCmd (FunctionalState NewState)

Enables or disables the ADC DMA request after last transfer in multi ADC mode

 void ADC_InjectedChannelConfig (ADC_TypeDef *ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_← t ADC_SampleTime)

Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time.

• void ADC_InjectedSequencerLengthConfig (ADC_TypeDef *ADCx, uint8_t Length)

Configures the sequencer length for injected channels.

• void ADC_SetInjectedOffset (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)

Set the injected channels conversion value offset.

• void ADC_ExternalTrigInjectedConvConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjecConv) Configures the ADCx external trigger for injected channels conversion.

void ADC_ExternalTrigInjectedConvEdgeConfig (ADC_TypeDef *ADCx, uint32_t ADC_ExternalTrigInjec
 — ConvEdge)

Configures the ADCx external trigger edge for injected channels conversion.

void ADC SoftwareStartInjectedConv (ADC TypeDef *ADCx)

Enables the selected ADC software start conversion of the injected channels.

FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus (ADC_TypeDef *ADCx)

Gets the selected ADC Software start injected conversion Status.

void ADC_AutoInjectedConvCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the selected ADC automatic injected group conversion after regular one.

void ADC_InjectedDiscModeCmd (ADC_TypeDef *ADCx, FunctionalState NewState)

Enables or disables the discontinuous mode for injected group channel for the specified ADC.

• uint16_t ADC_GetInjectedConversionValue (ADC_TypeDef *ADCx, uint8_t ADC_InjectedChannel)

Returns the ADC injected channel conversion result.

void ADC_ITConfig (ADC_TypeDef *ADCx, uint16_t ADC_IT, FunctionalState NewState)

Enables or disables the specified ADC interrupts.

• FlagStatus ADC_GetFlagStatus (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Checks whether the specified ADC flag is set or not.

void ADC_ClearFlag (ADC_TypeDef *ADCx, uint8_t ADC_FLAG)

Clears the ADCx's pending flags.

• ITStatus ADC GetITStatus (ADC TypeDef *ADCx, uint16 t ADC IT)

Checks whether the specified ADC interrupt has occurred or not.

• void ADC_ClearITPendingBit (ADC_TypeDef *ADCx, uint16_t ADC_IT)

Clears the ADCx's interrupt pending bits.

6.16.1 Detailed Description

This file contains all the functions prototypes for the ADC firmware library.

Author

MCD Application Team

Version

V1.0.0

6.17 stm32f4xx_adc.h 367

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.17 stm32f4xx adc.h

Go to the documentation of this file.

```
00001
00023 /* Define to prevent recursive inclusion -----*/
00024 #ifndef __STM32F4xx_ADC_H
00025 #define __STM32F4xx_ADC_H
00026
00027 #ifdef __cplus
00028 extern "C" {
                 _cplusplus
00029 #endif
00030
00031 /* Includes ---
00032 #include "stm32f4xx.h"
00042 /* Exported types -----
00043
00047 typedef struct
00048 {
        uint32_t ADC_Resolution;
00049
         FunctionalState ADC_ScanConvMode;
FunctionalState ADC_ContinuousConvMode;
00055
00058
         uint32_t ADC_ExternalTrigConvEdge;
00062 uint32_t ADC_ExternalTrigConv;

00066 uint32_t ADC_DataAlign;

00069 uint8_t ADC_NbrOfConversion;

00073 }ADC_InitTypeDef;
00074
00078 typedef struct
00079 {
08000
         uint32_t ADC_Mode;
00083
        uint32_t ADC_Prescaler;
00086
        uint32_t ADC_DMAAccessMode;
       uint32_t ADC_TwoSamplingDelay;
00090
00094 }ADC_CommonInitTypeDef;
00095
00096
00097 /* Exported constants -----
00098
00102 #define IS_ADC_ALL_PERIPH(PERIPH) (((PERIPH) == ADC1) ||
00103
                                                ((PERIPH) == ADC2) || \
00104
                                                ((PERIPH) == ADC3))
00105
00109 #define ADC_Mode_Independent
                                                                   ((uint32_t)0x00000000)
00110 #define ADC_DualMode_RegSimult_InjecSimult
00111 #define ADC_DualMode_RegSimult_AlterTrig
                                                                   ((uint32_t)0x00000001)
                                                                   ((uint32_t)0x00000002)
00112 #define ADC_DualMode_InjecSimult
                                                                   ((uint32_t)0x00000005)
00113 #define ADC_DualMode_RegSimult
                                                                   ((uint32_t)0x00000006)
00114 #define ADC_DualMode_Interl
                                                                   ((uint32_t)0x00000007)
                                                                   ((uint32_t)0x00000009)
00115 #define ADC_DualMode_AlterTrig
00116 #define ADC_TripleMode_RegSimult_InjecSimult
00117 #define ADC_TripleMode_RegSimult_AlterTrig
00118 #define ADC_TripleMode_InjecSimult
                                                                   ((uint32_t)0x00000011)
((uint32_t)0x00000012)
                                                                   ((uint32_t)0x00000015)
00119 #define ADC_TripleMode_RegSimult
                                                                   ((uint32_t)0x00000016)
00120 #define ADC_TripleMode_Interl
                                                                   ((uint32_t)0x00000017)
00121 #define ADC_TripleMode_AlterTrig
                                                                   ((uint32_t)0x00000019)
00122 #define IS_ADC_MODE(MODE) (((MODE) == ADC_Mode_Independent) || \
00123
                                       ((MODE) == ADC_DualMode_RegSimult_InjecSimult) ||
00124
                                       ((MODE) == ADC_DualMode_RegSimult_AlterTrig) ||
```

```
((MODE) == ADC_DualMode_InjecSimult) || \
                                           ((MODE) == ADC_DualMode_RegSimult) || \
((MODE) == ADC_DualMode_Interl) || \
00126
00127
                                           ((MODE) == ADC_DualMode_Interl) || \
((MODE) == ADC_DualMode_AlterTrig) || \
((MODE) == ADC_TripleMode_RegSimult_InjecSimult) || \
((MODE) == ADC_TripleMode_RegSimult_AlterTrig) || \
((MODE) == ADC_TripleMode_InjecSimult) || \

00128
00129
00130
                                            ((MODE) == ADC_TripleMode_RegSimult) || \
00132
00133
                                            ((MODE) == ADC_TripleMode_Interl) || \
00134
                                           ((MODE) == ADC_TripleMode_AlterTrig))
                                                                          ((uint32_t)0x00000000)
00143 #define ADC Prescaler Div2
00144 #define ADC_Prescaler_Div4
00145 #define ADC_Prescaler_Div6
                                                                           ((uint32_t)0x00010000)
                                                                           ((uint32_t)0x00020000)
                                                                           ((uint32_t)0x00030000)
00146 #define ADC_Prescaler_Div8
00147 #define IS_ADC_PRESCALER(PRESCALER) (((PRESCALER) == ADC_Prescaler_Div2) ||
                                                        ((PRESCALER) == ADC_Prescaler_Div4) ||
((PRESCALER) == ADC_Prescaler_Div6) ||
((PRESCALER) == ADC_Prescaler_Div8))
00148
00149
00150
                                                                                           /* DMA mode disabled */
                                                            ((uint32_t)0x00000000)
00159 #define ADC_DMAAccessMode_Disabled
00160 #define ADC_DMAAccessMode_1
                                                             ((uint32_t)0x00004000)
                                                                                               /* DMA mode 1 enabled (2 / 3
       half-words one by one - 1 then 2 then 3) */
00161 #define ADC_DMAAccessMode_2
                                                            ((uint32_t)0x00008000)
                                                                                              /* DMA mode 2 enabled (2 / 3
       half-words by pairs - 2&1 then 1&3 then 3&2) \star/
00162 #define ADC_DMAAccessMode_3
by pairs - 2%1 then 1%3 then 3%2) */
                                                            ((uint32 t)0x0000C000)
                                                                                              /* DMA mode 3 enabled (2 / 3 bytes
00163 #define IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAAccessMode_Disabled) || \
00164
                                                          ((MODE) == ADC_DMAAccessMode_1) ||
00165
                                                          ((MODE) == ADC_DMAAccessMode_2) || \
00166
                                                          ((MODE) == ADC_DMAAccessMode_3))
00167
00176 #define ADC_TwoSamplingDelay_5Cycles 00177 #define ADC_TwoSamplingDelay_6Cycles
                                                                           ((uint32_t)0x00000000)
                                                                           ((uint32_t)0x00000100)
00178 #define ADC_TwoSamplingDelay_7Cycles
                                                                           ((uint32_t)0x00000200)
00179 #define ADC_TwoSamplingDelay_8Cycles
                                                                           ((uint32_t)0x00000300)
00180 #define ADC_TwoSamplingDelay_9Cycles 00181 #define ADC_TwoSamplingDelay_10Cycles
                                                                           ((uint32_t)0x00000400)
                                                                           ((uint32_t)0x00000500)
00182 #define ADC_TwoSamplingDelay_11Cycles
00183 #define ADC_TwoSamplingDelay_12Cycles
                                                                           ((uint32_t)0x00000600)
                                                                           ((uint32_t)0x00000700)
00184 #define ADC_TwoSamplingDelay_13Cycles
                                                                           ((uint32_t)0x00000800)
00185 #define ADC_TwoSamplingDelay_14Cycles
                                                                           ((uint32_t)0x00000900)
00186 #define ADC_TwoSamplingDelay_15Cycles
00187 #define ADC_TwoSamplingDelay_16Cycles
00188 #define ADC_TwoSamplingDelay_17Cycles
00189 #define ADC_TwoSamplingDelay_18Cycles
                                                                           ((uint32_t)0x00000A00)
((uint32_t)0x00000B00)
                                                                           ((uint32_t)0x00000000)
((uint32_t)0x00000000)
00190 #define ADC_TwoSamplingDelay_19Cycles
                                                                           ((uint32_t)0x00000E00)
00191 #define ADC_TwoSamplingDelay_20Cycles
                                                                           ((uint32_t)0x00000F00)
((DELAY) == ADC_TwoSamplingDelay_8Cycles) ||
((DELAY) == ADC_TwoSamplingDelay_9Cycles) ||
00195
00196
00197
                                                          ((DELAY) == ADC_TwoSamplingDelay_10Cycles)
00198
                                                          ((DELAY) == ADC_TwoSamplingDelay_11Cycles) ||
                                                          ((DELAY) == ADC_TwoSamplingDelay_12Cycles) ||
((DELAY) == ADC_TwoSamplingDelay_13Cycles) ||
((DELAY) == ADC_TwoSamplingDelay_14Cycles) ||
00199
00200
00201
                                                          ((DELAY) == ADC_TwoSamplingDelay_15Cycles)
                                                          ((DELAY) == ADC_TwoSamplingDelay_16Cycles)
00203
00204
                                                           (DELAY) == ADC_TwoSamplingDelay_17Cycles)
                                                          ((DELAY) == ADC_TwoSamplingDelay_18Cycles) ||
((DELAY) == ADC_TwoSamplingDelay_19Cycles) ||
00205
00206
00207
                                                          ((DELAY) == ADC_TwoSamplingDelay_20Cycles))
00217 #define ADC_Resolution_12b
                                                                           ((uint32_t)0x00000000)
00218 #define ADC_Resolution_10b
                                                                           ((uint32_t)0x01000000)
00219 #define ADC_Resolution_8b
                                                                           ((uint32_t)0x02000000)
00220 #define ADC Resolution 6b
00220 #define ADC_Resolution_6b ((uint32_t)0x03000000)
00221 #define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_Resolution_12b) ||
                                                           ((RESOLUTION) == ADC_Resolution_10b) ||
00222
                                                           ((RESOLUTION) == ADC_Resolution_8b) || \
00223
00224
                                                           ((RESOLUTION) == ADC_Resolution_6b))
00225
                                                                     ((uint32_t)0x00000000)
((uint32_t)0x10000000)
((uint32_t)0x20000000)
00234 #define ADC_ExternalTrigConvEdge_None
00235 #define ADC_ExternalTrigConvEdge_Rising
00236 #define ADC_ExternalTrigConvEdge_Falling
00237 #define ADC_ExternalTrigConvEdge_RisingFalling ((uint32_t)0x30000000)
00238 #define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_ExternalTrigConvEdge_None) || \
00239
                                              ((EDGE) == ADC_ExternalTrigConvEdge_Rising) ||
                                              ((EDGE) == ADC_ExternalTrigConvEdge_Falling) || \
((EDGE) == ADC_ExternalTrigConvEdge_RisingFalling))
00240
00241
00250 #define ADC_ExternalTrigConv_T1_CC1
00251 #define ADC_ExternalTrigConv_T1_CC2
                                                                          ((uint32_t)0x00000000)
                                                                           ((uint32_t)0x01000000)
00252 #define ADC_ExternalTrigConv_T1_CC3
                                                                           ((uint32_t)0x02000000)
00253 #define ADC_ExternalTrigConv_T2_CC2
                                                                           ((uint32_t)0x03000000)
00254 #define ADC_ExternalTrigConv_T2_CC3
00255 #define ADC_ExternalTrigConv_T2_CC4
00256 #define ADC_ExternalTrigConv_T2_TRG0
                                                                           ((uint32_t)0x04000000)
                                                                           ((uint32_t)0x05000000)
((uint32_t)0x06000000)
```

6.17 stm32f4xx adc.h 369

```
00257 #define ADC_ExternalTrigConv_T3_CC1
                                                                 ((uint32_t)0x07000000)
00258 #define ADC_ExternalTrigConv_T3_TRGO
                                                                 ((uint32_t)0x08000000)
00259 #define ADC_ExternalTrigConv_T4_CC4
                                                                 ((uint32_t)0x09000000)
00260 #define ADC_ExternalTrigConv_T5_CC1
                                                                 ((uint32_t)0x0A000000)
00261 #define ADC_ExternalTrigConv_T5_CC2 00262 #define ADC_ExternalTrigConv_T5_CC3
                                                                 ((uint32_t)0x0B000000)
                                                                 ((uint32_t)0x0C000000)
00263 #define ADC_ExternalTrigConv_T8_CC1
                                                                 ((uint32_t)0x0D000000)
00264 #define ADC_ExternalTrigConv_T8_TRGO
                                                                 ((uint32_t)0x0E000000)
00265 #define ADC_ExternalTrigConv_Ext_IT11
                                                                 ((uint32_t)0x0F000000)
00266 #define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_ExternalTrigConv_T1_CC1) || 00267 ((REGTRIG) == ADC_ExternalTrigConv_T1_CC2) ||
                                             ((REGTRIG) == ADC_ExternalTrigConv_T1_CC3) ||
00268
                                             ((REGTRIG) == ADC_ExternalTrigConv_T2_CC2) ||
00269
00270
                                             ((REGTRIG) == ADC_ExternalTrigConv_T2_CC3)
00271
                                              ((REGTRIG) == ADC_ExternalTrigConv_T2_CC4) ||
                                             ((REGTRIG) == ADC_ExternalTrigConv_T2_TRGO) ||
((REGTRIG) == ADC_ExternalTrigConv_T3_CC1) ||
((REGTRIG) == ADC_ExternalTrigConv_T3_TRGO) ||
00272
00273
00274
00275
                                             ((REGTRIG) == ADC_ExternalTrigConv_T4_CC4) ||
00276
                                             ((REGTRIG) == ADC_ExternalTrigConv_T5_CC1) ||
00277
                                              ((REGTRIG) == ADC_ExternalTrigConv_T5_CC2)
00278
                                              ((REGTRIG) == ADC_ExternalTrigConv_T5_CC3) ||
                                             ((REGTRIG) == ADC_ExternalTrigConv_T8_CC1) ||
((REGTRIG) == ADC_ExternalTrigConv_T8_TRG0) ||
((REGTRIG) == ADC_ExternalTrigConv_Ext_IT11))
00279
00280
00281
                                                                ((uint32_t)0x00000000)
00290 #define ADC_DataAlign_Right
00291 #define ADC_DataAlign_Left
                                                                 ((uint32_t)0x00000800)
00292 \#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DataAlign_Right) || \setminus
00293
                                             ((ALIGN) == ADC_DataAlign_Left))
00302 #define ADC_Channel_0
                                                                  ((uint8_t)0x00)
00303 #define ADC_Channel_1
                                                                  ((uint8 t)0x01)
00304 #define ADC_Channel_2
                                                                  ((uint8_t)0x02)
00305 #define ADC_Channel_3
                                                                  ((uint8_t)0x03)
00306 #define ADC_Channel_4
                                                                  ((uint8_t)0x04)
00307 #define ADC_Channel_5
                                                                  ((uint8_t)0x05)
00308 #define ADC_Channel_6
                                                                  ((uint8_t)0x06)
00309 #define ADC_Channel_7
                                                                  ((uint8 t)0x07)
00310 #define ADC_Channel_8
                                                                  ((uint8_t)0x08)
00311 #define ADC_Channel_9
                                                                  ((uint8_t)0x09)
00312 #define ADC_Channel_10
                                                                  ((uint8_t)0x0A)
00313 #define ADC_Channel_11
                                                                  ((uint8_t)0x0B)
00314 #define ADC_Channel_12
                                                                  ((uint8 t) 0x0C)
00315 #define ADC_Channel_13
                                                                  ((uint8 t) 0x0D)
00316 #define ADC_Channel_14
                                                                  ((uint8_t)0x0E)
00317 #define ADC_Channel_15
                                                                  ((uint8_t)0x0F
00318 #define ADC_Channel_16
                                                                  ((uint8_t)0x10)
00319 #define ADC_Channel_17
                                                                  ((uint8_t)0x11)
00320 #define ADC_Channel_18
                                                                  ((uint8_t)0x12)
00321
00322 #define ADC_Channel_TempSensor
                                                                  ((uint8 t)ADC Channel 16)
00323 #define ADC_Channel_Vrefint
                                                                  ((uint8_t)ADC_Channel_17)
00324 #define ADC_Channel_Vbat
                                                                  ((uint8_t)ADC_Channel_18)
00325
00326 #define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) == ADC_Channel_0)
                                            ((CHANNEL) == ADC_Channel_1) ||
00327
                                            ((CHANNEL) == ADC_Channel_2) ||
00328
                                            ((CHANNEL) == ADC_Channel_3)
                                            ((CHANNEL) == ADC_Channel_4)
00330
00331
                                             ((CHANNEL) == ADC_Channel_5)
00332
                                            ((CHANNEL) == ADC_Channel_6) ||
00333
                                            ((CHANNEL) == ADC Channel 7) ||
                                            ((CHANNEL) == ADC_Channel_8) ||
00334
00335
                                            ((CHANNEL) == ADC_Channel_9)
                                            ((CHANNEL) == ADC_Channel_10)
00336
00337
                                            ((CHANNEL) == ADC_Channel_11)
00338
                                            ((CHANNEL) == ADC_Channel_12) ||
00339
                                            ((CHANNEL) == ADC_Channel_13)
                                            ((CHANNEL) == ADC_Channel_14) ||
00340
                                            ((CHANNEL) == ADC_Channel_15) ||
00341
                                            ((CHANNEL) == ADC_Channel_16)
00342
00343
                                             ((CHANNEL) == ADC_Channel_17) ||
00344
                                            ((CHANNEL) == ADC_Channel_18))
00353 #define ADC_SampleTime_3Cycles
                                                               ((uint8_t)0x00)
00354 #define ADC_SampleTime_15Cycles
                                                                ((uint8_t)0x01)
00355 #define ADC_SampleTime_28Cycles
                                                               ((uint8_t)0x02)
00356 #define ADC_SampleTime_56Cycles
                                                                ((uint8_t)0x03)
00357 #define ADC_SampleTime_84Cycles
                                                                ((uint8_t)0x04)
00358 #define ADC_SampleTime_112Cycles
                                                                ((uint8_t)0x05)
00359 #define ADC_SampleTime_144Cycles
                                                                ((uint8_t)0x06)
00360 #define ADC_SampleTime_480Cycles
                                                               ((uint8_t)0x07)
                                            (((TIME) == ADC_SampleTime_3Cycles) ||
00361 #define IS ADC SAMPLE TIME(TIME)
                                             ((TIME) == ADC_SampleTime_15Cycles) ||
00362
                                             ((TIME) == ADC_SampleTime_28Cycles)
00363
00364
                                             ((TIME) == ADC_SampleTime_56Cycles)
                                             ((TIME) == ADC_SampleTime_84Cycles) || '
((TIME) == ADC_SampleTime_112Cycles) ||
((TIME) == ADC_SampleTime_144Cycles) ||
00365
00366
00367
```

```
00368
                                             ((TIME) == ADC_SampleTime_480Cycles))
00377 #define ADC_ExternalTrigInjecConvEdge_None
                                                               ((uint32_t)0x00000000)
00378 #define ADC_ExternalTrigInjecConvEdge_Rising
                                                                  ((uint32_t)0x00100000)
00379 #define ADC_ExternalTrigInjecConvEdge_Falling
                                                                  ((uint32_t)0x00200000)
00380 #define ADC_ExternalTrigInjecConvEdge_RisingFalling ((uint32_t)0x00300000)
00383
                                                       ((EDGE) == ADC_ExternalTrigInjecConvEdge_Falling)
00384
                                                       ((EDGE) == ADC_ExternalTrigInjecConvEdge_RisingFalling))
00385
                                                                  ((uint32_t)0x00000000)
00394 #define ADC_ExternalTrigInjecConv_T1_CC4
                                                                  ((uint32_t)0x00010000)
((uint32_t)0x00020000)
00395 #define ADC_ExternalTrigInjecConv_T1_TRGO
00396 #define ADC_ExternalTrigInjecConv_T2_CC1
00397 #define ADC_ExternalTrigInjecConv_T2_TRGO
                                                                  ((uint32_t)0x00030000)
00398 #define ADC_ExternalTrigInjecConv_T3_CC2
                                                                  ((uint32_t)0x00040000)
00399 #define ADC_ExternalTrigInjecConv_T3_CC4
                                                                  ((uint32_t)0x00050000)
00400 #define ADC_ExternalTrigInjecConv_T4_CC1
00401 #define ADC_ExternalTrigInjecConv_T4_CC2
                                                                  ((uint32_t)0x00060000)
                                                                  ((uint32_t)0x00070000)
00402 #define ADC_ExternalTrigInjecConv_T4_CC3
                                                                  ((uint32_t)0x00080000)
                                                                  ((uint32_t)0x00090000)
00403 #define ADC_ExternalTrigInjecConv_T4_TRGO
00404 #define ADC_ExternalTrigInjecConv_T5_CC4
                                                                  ((uint32_t)0x000A0000)
00405 #define ADC_ExternalTrigInjecConv_T5_TRGO
                                                                  ((uint32_t)0x000B0000)
00406 #define ADC_ExternalTrigInjecConv_T8_CC2
                                                                  ((uint32_t)0x000C0000)
                                                                  ((uint32_t)0x000D0000)
00407 #define ADC_ExternalTrigInjecConv_T8_CC3
00408 #define ADC_ExternalTrigInjecConv_T8_CC4
                                                                  ((uint32_t)0x000E0000)
00409 #define ADC_ExternalTrigInjecConv_Ext_IT15
                                                                  ((uint32_t)0x000F0000)
00410 #define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_ExternalTrigInjecConv_T1_CC4) ||
00411
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T1_TRGO) ||
00412
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_CC1) ||
                                                    ((INJTRIG) == ADC_ExternalTrigInjecConv_T2_TRGO) ||
00413
                                                    ((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC2) ||
((INJTRIG) == ADC_ExternalTrigInjecConv_T3_CC4) ||
00414
00415
00416
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC1) ||
00417
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC2) ||
00418
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_CC3) ||
                                                    ((INJTRIG) == ADC_ExternalTrigInjecConv_T4_TRGO) ||
00419
                                                    ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_CC4) ||
00420
                                                    ((INJTRIG) == ADC_ExternalTrigInjecConv_T5_TRGO) ||
00422
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC2) ||
00423
                                                     ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC3) ||
                                                    ((INJTRIG) == ADC_ExternalTrigInjecConv_T8_CC4) ||
((INJTRIG) == ADC_ExternalTrigInjecConv_Ext_IT15))
00424
00425
00434 #define ADC_InjectedChannel_1
00435 #define ADC_InjectedChannel_2
00436 #define ADC_InjectedChannel_3
                                                                  ((uint8_t)0x14)
                                                                  ((uint8_t)0x18)
                                                                  ((uint8_t)0x1C)
00437 #define ADC_InjectedChannel_4
                                                                  ((uint8_t)0x20)
00438 #define IS_ADC_INJECTED_CHANNEL(CHANNEL) (((CHANNEL) == ADC_InjectedChannel_1) ||
                                                      ((CHANNEL) == ADC_InjectedChannel_2) || \
((CHANNEL) == ADC_InjectedChannel_3) || \
((CHANNEL) == ADC_InjectedChannel_4))
00439
00440
00441
                                                                 ((uint32_t)0x00800200)
00450 #define ADC_AnalogWatchdog_SingleRegEnable
00451 #define ADC_AnalogWatchdog_SingleInjecEnable
                                                                 ((uint32_t)0x00400200)
{\tt 00452~\#define~ADC\_AnalogWatchdog\_SingleRegOrInjecEnable}
                                                                 ((uint32_t)0x00C00200)
                                                                 ((uint32_t)0x00800000)
((uint32_t)0x00400000)
00453 #define ADC_AnalogWatchdog_AllRegEnable
00454 #define ADC_AnalogWatchdog_AllInjecEnable
00455 #define ADC_AnalogWatchdog_AllRegAllInjecEnable
00456 #define ADC_AnalogWatchdog_None
                                                                 ((uint32_t)0x00C00000)
                                                                 ((uint32_t)0x00000000)
00457 #define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_AnalogWatchdog_SingleRegEnable) ||
00458
                                                       ((WATCHDOG) == ADC_AnalogWatchdog_SingleInjecEnable) ||
00459
                                                       ((WATCHDOG) == ADC_AnalogWatchdog_SingleRegOrInjecEnable)
00460
                                                       ((WATCHDOG) == ADC_AnalogWatchdog_AllRegEnable) || \
((WATCHDOG) == ADC_AnalogWatchdog_AllInjecEnable) ||
00461
                                                       ((WATCHDOG) == ADC_AnalogWatchdog_AllRegAllInjecEnable) || \
00462
                                                       ((WATCHDOG) == ADC_AnalogWatchdog_None))
00463
00472 #define ADC_IT_EOC
                                                                 ((uint16_t)0x0205)
00473 #define ADC_IT_AWD
00474 #define ADC_IT_JEOC
00475 #define ADC_IT_OVR
                                                                 ((uint16_t)0x0106)
                                                                 ((uint16_t)0x0407)
                                                                 ((uint16_t)0x201A)
00476 #define IS_ADC_IT(IT) (((IT) == ADC_IT_EOC) || ((IT) == ADC_IT_AWD) ||
00477
                                 ((IT) == ADC_IT_JEOC)|| ((IT) == ADC_IT_OVR))
00486 #define ADC_FLAG_AWD
                                                                 ((uint8_t)0x01)
00487 #define ADC_FLAG_EOC
00488 #define ADC_FLAG_JEOC
                                                                 ((uint8_t)0x02)
                                                                 ((uint8_t)0x04)
00489 #define ADC_FLAG_JSTRT
                                                                 ((uint8 t)0x08)
                                                                 ((uint8_t)0x10)
00490 #define ADC_FLAG_STRT
00491 #define ADC_FLAG_OVR
                                                                 ((uint8_t)0x20)
00492
00493 #define IS_ADC_CLEAR_FLAG(FLAG) ((((FLAG) & (uint8_t)0xC0) == 0x00) && ((FLAG) != 0x00))
((FLAG) == ADC_FLAG_JSTRT) ||
00497
00498
                                          ((FLAG) == ADC_FLAG_STRT) ||
00499
                                          ((FLAG) == ADC_FLAG_OVR))
00508 #define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFF)
00517 #define IS_ADC_OFFSET(OFFSET) ((OFFSET) <= 0xFFF)
```

```
00526 #define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x4))
00535 #define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x4))
00544 #define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 0x1) && ((LENGTH) <= 0x10))
00553 \#define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 0x1) && ((RANK) <= 0x10))
00562 #define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 0x1) && ((NUMBER) <= 0x8))
00572 /* Exported macro ------*/
00573 /* Exported functions ------
00574
00575 /\star Function used to set the ADC configuration to the default reset state \star\star\star\star\star\star
00576 void ADC_DeInit(void);
00577
00579 void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct);
00580 void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct);
00581 void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct);
00582 void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct);
00583 void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00584
00586 void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog);
00587 void ADC_AnalogWatchdogThresholdsConfig (ADC_TypeDef* ADCx, uint16_t HighThreshold,uint16_t
     LowThreshold);
00588 void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel);
00589
00590 /* Temperature Sensor, Vrefint and VBAT management functions ****************************
00591 void ADC_TempSensorVrefintCmd(FunctionalState NewState);
00592 void ADC_VBATCmd(FunctionalState NewState);
00593
00595 void ADC_RegularChannelConfig (ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t
     ADC_SampleTime);
00596 void ADC_SoftwareStartConv(ADC_TypeDef* ADCx);
00597 FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx);
00598 void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00599 void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState); 00600 void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number);
00601 void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00602 uint16_t ADC_GetConversionValue (ADC_TypeDef* ADCx);
00603 uint32_t ADC_GetMultiModeConversionValue(void);
00604
00606 void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00607 void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00608 void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState);
00610 /* Injected channels Configuration functions *********************
00611 void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t
     ADC_SampleTime);
00612 void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length);
00613 void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset);
00614 void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv);
00615 void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t
     ADC_ExternalTrigInjecConvEdge);
00616 void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx);
00617 FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx);
00618 void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00619 void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);
00620 uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel);
00621
00623 void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState);
00624 FlagStatus ADC_GetFlagStatus (ADC_TypeDef* ADCx, uint8_t ADC_FLAG);
00625 void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG);
00626 ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT);
00627 void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT);
00628
00629 #ifdef __cplusplus
00630 }
00631 #endif
00633 #endif /*__STM32F4xx_ADC_H */
00634
00643 /************************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

6.18 drivers/stm32f4xx gpio.c File Reference

This file provides firmware functions to manage the following functionalities of the GPIO peripheral:

```
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_gpio.h"
```

Functions

void GPIO_DeInit (GPIO_TypeDef *GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

void GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO_InitStruct.

void GPIO StructInit (GPIO InitTypeDef *GPIO InitStruct)

Fills each GPIO_InitStruct member with its default value.

• void GPIO_PinLockConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Locks GPIO Pins configuration registers.

• uint8_t GPIO_ReadInputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Reads the specified input port pin.

uint16_t GPIO_ReadInputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO input data port.

• uint8 t GPIO ReadOutputDataBit (GPIO TypeDef *GPIOx, uint16 t GPIO Pin)

Reads the specified output data port bit.

uint16 t GPIO ReadOutputData (GPIO TypeDef *GPIOx)

Reads the specified GPIO output data port.

void GPIO_SetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Sets the selected data port bits.

void GPIO ResetBits (GPIO TypeDef *GPIOx, uint16 t GPIO Pin)

Clears the selected data port bits.

void GPIO_WriteBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO Write (GPIO TypeDef *GPIOx, uint16 t PortVal)

Writes data to the specified GPIO data port.

• void GPIO_ToggleBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Toggles the specified GPIO pins..

void GPIO_PinAFConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)

Changes the mapping of the specified pin.

6.18.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the GPIO peripheral:

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

- · Initialization and Configuration
- · GPIO Read and Write
- · GPIO Alternate functions configuration

```
How to use this driver
______
1. Enable the GPIO AHB clock using the following function
     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);
2. Configure the GPIO pin(s) using GPIO_Init()
   Four possible configuration are available for each pin:
      - Input: Floating, Pull-up, Pull-down.
     - Output: Push-Pull (Pull-up, Pull-down or no Pull)
               Open Drain (Pull-up, Pull-down or no Pull).
       In output mode, the speed is configurable: 2 MHz, 25 MHz,
       50 MHz or 100 MHz.
      - Alternate Function: Push-Pull (Pull-up, Pull-down or no Pull)
                           Open Drain (Pull-up, Pull-down or no Pull).
      - Analog: required mode when a pin is to be used as ADC channel
               or DAC output.
3- Peripherals alternate function:
   - For ADC and DAC, configure the desired pin in analog mode using
       GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AN;
    - For other peripherals (TIM, USART...):
       - Connect the pin to the desired peripherals' Alternate
        Function (AF) using GPIO_PinAFConfig() function
      - Configure the desired pin in alternate function mode using
        GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
      - Select the type, pull-up/pull-down and output speed via
        GPIO_PuPd, GPIO_OType and GPIO_Speed members
       - Call GPIO_Init() function
4. To get the level of a pin configured in input mode use GPIO_ReadInputDataBit()
5. To set/reset the level of a pin configured in output mode use \frac{1}{2}
  GPIO_SetBits()/GPIO_ResetBits()
6. During and just after reset, the alternate functions are not
  active and the GPIO pins are configured in input floating mode
   (except JTAG pins).
7. The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as
  general-purpose (PC14 and PC15, respectively) when the LSE
  oscillator is off. The LSE has priority over the GPIO function.
8. The HSE oscillator pins OSC_IN/OSC_OUT can be used as
  general-purpose PHO and PH1, respectively, when the HSE
  oscillator is off. The HSE has priority over the GPIO function.
```

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.19 drivers/stm32f4xx_gpio.h File Reference

This file contains all the functions prototypes for the GPIO firmware library. #include "stm32f4xx.h"

Data Structures

struct GPIO InitTypeDef

GPIO Init structure definition

```
Macros
```

```
• #define IS GPIO ALL PERIPH(PERIPH)

    #define IS GPIO MODE(MODE)

    #define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))

    #define IS GPIO SPEED(SPEED)

• #define IS GPIO PUPD(PUPD)

    #define IS GPIO BIT ACTION(ACTION) (((ACTION) == Bit RESET) || ((ACTION) == Bit SET))

    #define GPIO_Pin_0 ((uint16_t)0x0001) /* Pin 0 selected */

    #define GPIO Pin 1 ((uint16 t)0x0002) /* Pin 1 selected */

    #define GPIO Pin 2 ((uint16 t)0x0004) /* Pin 2 selected */

    #define GPIO_Pin_3 ((uint16_t)0x0008) /* Pin 3 selected */

    #define GPIO_Pin_4 ((uint16_t)0x0010) /* Pin 4 selected */

    #define GPIO Pin 5 ((uint16 t)0x0020) /* Pin 5 selected */

    #define GPIO Pin 6 ((uint16 t)0x0040) /* Pin 6 selected */

    #define GPIO Pin 7 ((uint16 t)0x0080) /* Pin 7 selected */

    #define GPIO_Pin_8 ((uint16_t)0x0100) /* Pin 8 selected */

    #define GPIO_Pin_9 ((uint16_t)0x0200) /* Pin 9 selected */

    #define GPIO Pin 10 ((uint16 t)0x0400) /* Pin 10 selected */

    #define GPIO_Pin_11 ((uint16_t)0x0800) /* Pin 11 selected */

    #define GPIO Pin 12 ((uint16 t)0x1000) /* Pin 12 selected */

    #define GPIO Pin 13 ((uint16 t)0x2000) /* Pin 13 selected */

    #define GPIO_Pin_14 ((uint16_t)0x4000) /* Pin 14 selected */

    #define GPIO_Pin_15 ((uint16_t)0x8000) /* Pin 15 selected */

• #define GPIO Pin All ((uint16 t)0xFFFF) /* All pins selected */

    #define IS GPIO PIN(PIN) ((((PIN) & (uint16 t)0x00)) == 0x00) && ((PIN) != (uint16 t)0x00))

    #define IS GET GPIO PIN(PIN)

    #define GPIO_PinSource0 ((uint8_t)0x00)

    #define GPIO PinSource1 ((uint8 t)0x01)

    #define GPIO_PinSource2 ((uint8_t)0x02)

• #define GPIO PinSource3 ((uint8 t)0x03)
• #define GPIO PinSource4 ((uint8 t)0x04)

    #define GPIO PinSource5 ((uint8 t)0x05)

    #define GPIO PinSource6 ((uint8 t)0x06)

    #define GPIO_PinSource7 ((uint8_t)0x07)

• #define GPIO_PinSource8 ((uint8_t)0x08)
• #define GPIO PinSource9 ((uint8 t)0x09)

    #define GPIO PinSource10 ((uint8 t)0x0A)

    #define GPIO PinSource11 ((uint8 t)0x0B)

    #define GPIO PinSource12 ((uint8 t)0x0C)

• #define GPIO_PinSource13 ((uint8_t)0x0D)

    #define GPIO PinSource14 ((uint8 t)0x0E)

    #define GPIO PinSource15 ((uint8 t)0x0F)

• #define IS GPIO PIN SOURCE(PINSOURCE)

    #define GPIO AF RTC 50Hz ((uint8 t)0x00) /* RTC 50Hz Alternate Function mapping */

     AF 0 selection
```

#define GPIO AF MCO ((uint8 t)0x00) /* MCO (MCO1 and MCO2) Alternate Function mapping */

```
• #define GPIO_AF_TAMPER ((uint8_t)0x00) /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function
  mapping */

    #define GPIO AF SWJ ((uint8 t)0x00) /* SWJ (SWD and JTAG) Alternate Function mapping */

    #define GPIO AF TRACE ((uint8 t)0x00) /* TRACE Alternate Function mapping */

    #define GPIO AF TIM1 ((uint8 t)0x01) /* TIM1 Alternate Function mapping */

     AF 1 selection

    #define GPIO_AF_TIM2 ((uint8_t)0x01) /* TIM2 Alternate Function mapping */

    #define GPIO_AF_TIM3 ((uint8_t)0x02) /* TIM3 Alternate Function mapping */

• #define GPIO_AF_TIM4 ((uint8_t)0x02) /* TIM4 Alternate Function mapping */

    #define GPIO AF TIM5 ((uint8 t)0x02) /* TIM5 Alternate Function mapping */

    #define GPIO_AF_TIM8 ((uint8_t)0x03) /* TIM8 Alternate Function mapping */

     AF 3 selection
• #define GPIO AF TIM9 ((uint8 t)0x03) /* TIM9 Alternate Function mapping */

    #define GPIO AF TIM10 ((uint8 t)0x03) /* TIM10 Alternate Function mapping */

    #define GPIO AF TIM11 ((uint8 t)0x03) /* TIM11 Alternate Function mapping */

    #define GPIO_AF_I2C1 ((uint8_t)0x04) /* I2C1 Alternate Function mapping */

     AF 4 selection
• #define GPIO_AF_I2C2 ((uint8_t)0x04) /* I2C2 Alternate Function mapping */

    #define GPIO AF I2C3 ((uint8 t)0x04) /* I2C3 Alternate Function mapping */

    #define GPIO_AF_SPI1 ((uint8_t)0x05) /* SPI1 Alternate Function mapping */

     AF 5 selection

    #define GPIO AF SPI2 ((uint8 t)0x05) /* SPI2/I2S2 Alternate Function mapping */

    #define GPIO AF SPI3 ((uint8 t)0x06) /* SPI3/I2S3 Alternate Function mapping */

     AF 6 selection

    #define GPIO AF USART1 ((uint8 t)0x07) /* USART1 Alternate Function mapping */

     AF 7 selection

    #define GPIO AF USART2 ((uint8 t)0x07) /* USART2 Alternate Function mapping */

    #define GPIO AF USART3 ((uint8 t)0x07) /* USART3 Alternate Function mapping */

    #define GPIO AF I2S3ext ((uint8 t)0x07) /* I2S3ext Alternate Function mapping */

    #define GPIO_AF_UART4 ((uint8_t)0x08) /* UART4 Alternate Function mapping */

     AF 8 selection

    #define GPIO AF UART5 ((uint8 t)0x08) /* UART5 Alternate Function mapping */

• #define GPIO_AF_USART6 ((uint8_t)0x08) /* USART6 Alternate Function mapping */

    #define GPIO_AF_CAN1 ((uint8_t)0x09) /* CAN1 Alternate Function mapping */

     AF 9 selection.
• #define GPIO AF CAN2 ((uint8 t)0x09) /* CAN2 Alternate Function mapping */

    #define GPIO AF TIM12 ((uint8 t)0x09) /* TIM12 Alternate Function mapping */

    #define GPIO AF TIM13 ((uint8 t)0x09) /* TIM13 Alternate Function mapping */

    #define GPIO_AF_TIM14 ((uint8_t)0x09) /* TIM14 Alternate Function mapping */

    #define GPIO_AF_OTG_FS ((uint8_t)0xA) /* OTG_FS Alternate Function mapping */

     AF 10 selection

    #define GPIO AF OTG HS ((uint8 t)0xA) /* OTG HS Alternate Function mapping */

    #define GPIO_AF_ETH ((uint8_t)0x0B) /* ETHERNET Alternate Function mapping */

     AF 11 selection
```

```
    #define GPIO_AF_FSMC ((uint8_t)0xC) /* FSMC Alternate Function mapping */
        AF 12 selection
    #define GPIO_AF_OTG_HS_FS ((uint8_t)0xC) /* OTG HS configured in FS, Alternate Function mapping */
    #define GPIO_AF_SDIO ((uint8_t)0xC) /* SDIO Alternate Function mapping */
```

#define GPIO_AF_DCMI ((uint8_t)0x0D) /* DCMI Alternate Function mapping */

#define GPIO AF EVENTOUT ((uint8 t)0x0F) /* EVENTOUT Alternate Function mapping */

AF 15 selection

AF 13 selection

- #define IS GPIO AF(AF)
- #define GPIO_Mode_AIN GPIO_Mode_AN
- #define GPIO AF OTG1 FS GPIO AF OTG FS
- #define GPIO AF OTG2 HS GPIO AF OTG HS
- #define GPIO AF OTG2 FS GPIO AF OTG HS FS

Enumerations

enum GPIOMode_TypeDef { GPIO_Mode_IN = 0x00 , GPIO_Mode_OUT = 0x01 , GPIO_Mode_AF = 0x02 , GPIO_Mode_AN = 0x03 }

GPIO Configuration Mode enumeration.

• enum GPIOOType_TypeDef { GPIO_OType_PP = 0x00 , GPIO_OType_OD = 0x01 }

GPIO Output type enumeration.

enum GPIOSpeed_TypeDef { GPIO_Speed_2MHz = 0x00 , GPIO_Speed_25MHz = 0x01 , GPIO_Speed_50MHz = 0x02 , GPIO_Speed_100MHz = 0x03 }

GPIO Output Maximum frequency enumeration.

enum GPIOPuPd_TypeDef { GPIO_PuPd_NOPULL = 0x00 , GPIO_PuPd_UP = 0x01 , GPIO_PuPd_DOWN = 0x02 }

GPIO Configuration PullUp PullDown enumeration.

enum BitAction { Bit_RESET = 0 , Bit_SET }

GPIO Bit SET and Bit RESET enumeration.

Functions

void GPIO_DeInit (GPIO_TypeDef *GPIOx)

Deinitializes the GPIOx peripheral registers to their default reset values.

• void GPIO_Init (GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_InitStruct)

Initializes the GPIOx peripheral according to the specified parameters in the GPIO InitStruct.

void GPIO_StructInit (GPIO_InitTypeDef *GPIO_InitStruct)

Fills each GPIO_InitStruct member with its default value.

• void GPIO_PinLockConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Locks GPIO Pins configuration registers.

• uint8_t GPIO_ReadInputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Reads the specified input port pin.

uint16_t GPIO_ReadInputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO input data port.

• uint8_t GPIO_ReadOutputDataBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Reads the specified output data port bit.

uint16_t GPIO_ReadOutputData (GPIO_TypeDef *GPIOx)

Reads the specified GPIO output data port.

• void GPIO SetBits (GPIO TypeDef *GPIOx, uint16 t GPIO Pin)

Sets the selected data port bits.

6.20 stm32f4xx_gpio.h 377

```
• void GPIO_ResetBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Clears the selected data port bits.
```

• void GPIO_WriteBit (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, BitAction BitVal)

Sets or clears the selected data port bit.

void GPIO_Write (GPIO_TypeDef *GPIOx, uint16_t PortVal)

Writes data to the specified GPIO data port.

• void GPIO_ToggleBits (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)

Toggles the specified GPIO pins..

void GPIO_PinAFConfig (GPIO_TypeDef *GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
 Changes the mapping of the specified pin.

6.19.1 Detailed Description

This file contains all the functions prototypes for the GPIO firmware library.

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.20 stm32f4xx_gpio.h

Go to the documentation of this file.

```
00023 /* Define to prevent recursive inclusion ------
00024 #ifndef ___STM32F4xx_GPIO_H
00025 #define ___STM32F4xx_GPIO_H
00026
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Includes --
00032 #include "stm32f4xx.h"
00033
00042 /* Exported types -----
00044 #define IS_GPIO_ALL_PERIPH(PERIPH) (((PERIPH) == GPIOA) ||
00045
                                             ((PERIPH) == GPIOB) || \
                                            ((PERIPH) == GPIOC) || \
00046
00047
                                            ((PERIPH) == GPIOD) ||
00048
                                            ((PERIPH) == GPIOE)
00049
                                            ((PERIPH) == GPIOF)
```

```
00050
                                             ((PERIPH) == GPIOG) ||
00051
                                              ((PERIPH) == GPIOH) || \
00052
                                              ((PERIPH) == GPIOI))
00053
00057 typedef enum
00058 {
        \begin{array}{lll} \text{GPIO\_Mode\_IN} &=& 0 \times 00, \\ \text{GPIO\_Mode\_OUT} &=& 0 \times 01, \\ \end{array}
00060
00061
        GPIO_Mode_AF = 0x02,
GPIO_Mode_AN = 0x03
00062
00063 }GPIOMode_TypeDef;
00064 #define IS_GPIO_MODE(MODE) (((MODE) == GPIO_Mode_IN) || ((MODE) == GPIO_Mode_OUT) || \
00065
                                     ((MODE) == GPIO_Mode_AF)|| ((MODE) == GPIO_Mode_AN))
00066
00070 typedef enum
00071 {
        GPIO\_OType\_PP = 0x00,
00072
        GPIO_OType_OD = 0x01
00073
00074 }GPIOOType_TypeDef;
00075 #define IS_GPIO_OTYPE(OTYPE) (((OTYPE) == GPIO_OType_PP) || ((OTYPE) == GPIO_OType_OD))
00076
00077
00081 typedef enum
00082 {
00083
        GPIO_Speed_2MHz
                           = 0 \times 00,
        GPIO\_Speed\_25MHz = 0x01,
        GPIO\_Speed\_50MHz = 0x02,
00085
00086
       GPIO\_Speed\_100MHz = 0x03
00087 }GPIOSpeed_TypeDef;
00088 #define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_Speed_2MHz) || ((SPEED) == GPIO_Speed_25MHz) || \
00089
                                       ((SPEED) == GPIO_Speed_50MHz)|| ((SPEED) == GPIO_Speed_100MHz))
00090
00094 typedef enum
00095 {
00096
        GPIO_PuPd_NOPULL = 0x00,
        GPIO_PUPd_DOWN = 0x01,
00097
00098
00099 }GPIOPuPd_TypeDef;
00100 #define IS_GPIO_PUPD(PUPD) (((PUPD) == GPIO_PUPd_NOPULL) || ((PUPD) == GPIO_PUPd_UP) || \
00101
                                     ((PUPD) == GPIO_PuPd_DOWN))
00102
00106 typedef enum
00107 {
00108
        Bit_RESET = 0,
       Bit SET
00110 }BitAction;
00111 #define IS_GPIO_BIT_ACTION(ACTION) (((ACTION) == Bit_RESET) || ((ACTION) == Bit_SET))
00112
00113
00117 typedef struct
00118 {
00119
        uint32_t GPIO_Pin;
00122
        GPIOMode_TypeDef GPIO_Mode;
        GPIOSpeed_TypeDef GPIO_Speed;
GPIOOType_TypeDef GPIO_OType;
GPIOPuPd_TypeDef GPIO_PuPd;
00125
00128
00131
00133 }GPIO_InitTypeDef;
00134
00135 /* Exported constants -----*/
00136
                                            00144 #define GPTO Pin 0
00145 #define GPIO_Pin_1
00146 #define GPIO_Pin_2
00147 #define GPIO_Pin_3
00148 #define GPIO_Pin_4
                                            ((uint16_t)0x0010)
                                                                 /* Pin 4 selected */
00149 #define GPIO_Pin_5
                                            ((uint16_t)0x0020) /* Pin 5 selected */
                                            ((uint16_t)0x0040) /* Pin 6 selected */
00150 #define GPIO_Pin_6
                                            ((uint16_t)0x0080) /* Pin 7 selected */
00151 #define GPIO_Pin_7
00152 #define GPIO_Pin_8
                                            ((uint16_t)0x0100) /* Pin 8 selected */
                                            ((uint16_t)0x0200) /* Pin 9 selected */
00153 #define GPIO_Pin_9
00154 #define GPIO_Pin_10
                                            ((uint16_t)0x0400) /* Pin 10 selected */
00155 #define GPIO_Pin_11
                                            ((uint16_t)0x0800)
                                                                 /* Pin 11 selected */
                                           ((uint16_t)0x1000) /* Pin 12 selected */
((uint16_t)0x2000) /* Pin 13 selected */
00156 #define GPIO_Pin_12
00157 #define GPIO_Pin_13
                                            ((uint16_t)0x4000) /* Pin 14 selected */
((uint16_t)0x8000) /* Pin 15 selected */
((uint16_t)0xFFFF) /* All pins selected */
00158 #define GPIO_Pin_14
00159 #define GPIO_Pin_15
00160 #define GPIO_Pin_All
00161
00162 #define IS_GPIO_PIN(PIN) ((((PIN) & (uint16_t)0x00) == 0x00) && ((PIN) != (uint16_t)0x00))
00163 #define IS_GET_GPIO_PIN(PIN) (((PIN) == GPIO_Pin_0) || \
                                       ((PIN) == GPIO_Pin_1) ||
00164
00165
                                       ((PIN) == GPIO_Pin_2) ||
                                       ((PIN) == GPIO_Pin_3)
00166
00167
                                       ((PIN) == GPIO_Pin_4) ||
00168
                                       ((PIN) == GPIO_Pin_5) ||
                                       ((PIN) == GPIO_Pin_6) ||
00169
                                       ((PIN) == GPIO_Pin_7) ||
00170
```

6.20 stm32f4xx_gpio.h 379

```
((PIN) == GPIO Pin 8) ||
                                     ((PIN) == GPIO_Pin_9) ||
00172
00173
                                     ((PIN) == GPIO_Pin_10) ||
                                     ((PIN) == GPIO_Pin_11) || \
00174
                                     ((PIN) == GPIO_Pin_12) | |
00175
00176
                                     ((PIN) == GPIO_Pin_13) ||
00177
                                     ((PIN) == GPIO_Pin_14) ||
                                     ((PIN) == GPIO_Pin_15))
00178
00187 #define GPIO_PinSource0
                                         ((uint8_t)0x00)
00188 #define GPIO_PinSource1
                                          ((uint8 t)0x01)
00189 #define GPIO_PinSource2
                                          ((uint8_t)0x02)
00190 #define GPIO PinSource3
                                          ((uint8 t)0x03)
00191 #define GPIO_PinSource4
                                          ((uint8_t)0x04)
00192 #define GPIO_PinSource5
                                          ((uint8_t)0x05)
00193 #define GPIO_PinSource6
                                          ((uint8_t)0x06)
00194 #define GPIO_PinSource7
                                          ((uint8_t)0x07)
00195 #define GPIO PinSource8
                                          ((uint8 t)0x08)
00196 #define GPIO_PinSource9
                                          ((uint8 t)0x09)
00197 #define GPIO_PinSource10
                                          ((uint8_t)0x0A)
00198 #define GPIO_PinSource11
                                          ((uint8_t)0x0B)
00199 #define GPIO_PinSource12
                                          ((uint8_t)0x0C)
00200 #define GPIO_PinSource13
                                          ((uint8_t)0x0D)
00201 #define GPIO_PinSource14
                                          ((uint8 t)0x0E)
00202 #define GPIO PinSource15
                                          ((uint8 t)0x0F)
00203
00204 #define IS_GPIO_PIN_SOURCE(PINSOURCE) (((PINSOURCE) == GPIO_PinSource0) ||
00205
                                              ((PINSOURCE) == GPIO_PinSource1)
00206
                                              ((PINSOURCE) == GPIO_PinSource2) ||
00207
                                              ((PINSOURCE) == GPIO PinSource3) ||
00208
                                              ((PINSOURCE) == GPIO PinSource4) ||
00209
                                              ((PINSOURCE) == GPIO_PinSource5) ||
00210
                                              ((PINSOURCE) == GPIO_PinSource6) ||
00211
                                              ((PINSOURCE) == GPIO_PinSource7)
00212
                                              ((PINSOURCE) == GPIO_PinSource8) ||
                                              ((PINSOURCE) == GPIO_PinSource9) ||
00213
                                              ((PINSOURCE) == GPIO_PinSource10) ||
00214
                                              ((PINSOURCE) == GPIO_PinSource11) ||
00215
00216
                                              ((PINSOURCE) == GPIO_PinSource12) ||
                                              ((PINSOURCE) == GPIO_PinSource13)
00217
00218
                                              ((PINSOURCE) == GPIO_PinSource14) ||
00219
                                              ((PINSOURCE) == GPIO_PinSource15))
                                     00230 #define GPTO AF RTC 50Hz
00231 #define GPIO_AF_MCO
00232 #define GPIO_AF_TAMPER
     mapping */
00233 #define GPIO_AF_SWJ
                                     ((uint8_t)0x00) /\star SWJ (SWD and JTAG) Alternate Function mapping \star/
00234 #define GPIO_AF_TRACE
                                     ((uint8_t)0x00) /* TRACE Alternate Function mapping */
00235
00239 #define GPIO AF TIM1
                                     ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
00240 #define GPIO_AF_TIM2
00245 #define GPIO_AF_TIM3
                                     ((uint8_t)0x02) /* TIM3 Alternate Function mapping */
00246 #define GPIO_AF_TIM4
                                     ((uint8_t)0x02) /* TIM4 Alternate Function mapping */
00247 #define GPIO AF TIM5
                                     ((uint8_t)0x02) /* TIM5 Alternate Function mapping */
00248
00252 #define GPIO AF TIM8
                                     ((uint8 t)0x03)
                                                      /* TIM8 Alternate Function mapping */
                                     ((uint8_t)0x03) /* TIM9 Alternate Function mapping */
00253 #define GPIO_AF_TIM9
00254 #define GPIO_AF_TIM10
                                     ((uint8_t)0x03)
                                                      /* TIM10 Alternate Function mapping */
00255 #define GPIO_AF_TIM11
                                                      /* TIM11 Alternate Function mapping */
                                     ((uint8_t)0x03)
00256
00260 #define GPIO_AF_I2C1
                                     ((uint8 t)0x04)
                                                      /* I2C1 Alternate Function mapping */
00261 #define GPIO AF I2C2
                                     ((uint8_t)0x04)
                                                      /* I2C2 Alternate Function mapping */
00262 #define GPIO AF I2C3
                                     ((uint8_t)0x04) /* I2C3 Alternate Function mapping */
00263
00267 #define GPIO_AF_SPI1
                                     ((uint8_t)0x05) /* SPI1 Alternate Function mapping */
00268 #define GPIO_AF_SPI2
                                     ((uint8_t)0x05) /* SPI2/I2S2 Alternate Function mapping */
00269
00273 #define GPIO_AF_SPI3
                                     ((uint8 t)0x06) /* SPI3/I2S3 Alternate Function mapping */
00274
00278 #define GPIO_AF_USART1
                                     ((uint8_t)0x07)
                                                      /* USART1 Alternate Function mapping */
00279 #define GPIO_AF_USART2
                                     ((uint8_t)0x07)
                                                      /* USART2 Alternate Function mapping */
00280 #define GPIO_AF_USART3
                                     ((uint8_t)0x07)
                                                      /\star USART3 Alternate Function mapping \star/
00281 #define GPIO_AF_I2S3ext
                                     ((uint8_t)0x07)
                                                      /* I2S3ext Alternate Function mapping */
00282
00286 #define GPIO AF UART4
                                     ((uint8 t)0x08) /* UART4 Alternate Function mapping */
00287 #define GPIO_AF_UART5
                                     ((uint8_t)0x08) /* UART5 Alternate Function mapping */
00288 #define GPIO_AF_USART6
                                     ((uint8_t)0x08) /* USART6 Alternate Function mapping */
00289
00293 #define GPIO_AF_CAN1
                                     ((uint8_t)0x09)
                                                      /* CAN1 Alternate Function mapping */
00294 #define GPIO_AF_CAN2
                                     ((uint8_t)0x09)
                                                      /* CAN2 Alternate Function mapping */
00295 #define GPIO_AF_TIM12
                                                      /* TIM12 Alternate Function mapping */
                                     ((uint8_t)0x09)
00296 #define GPIO_AF_TIM13
                                     ((uint8_t)0x09)
                                                      /* TIM13 Alternate Function mapping */
00297 #define GPIO AF TIM14
                                     ((uint8 t)0x09)
                                                      /* TIM14 Alternate Function mapping */
00298
                                      ((uint8_t)0xA) /* OTG_FS Alternate Function mapping */ ((uint8_t)0xA) /* OTG_HS Alternate Function mapping */
00302 #define GPIO_AF_OTG_FS
00303 #define GPIO_AF_OTG_HS
00304
```

```
((uint8_t)0x0B) /* ETHERNET Alternate Function mapping */
00308 #define GPIO_AF_ETH
                                   ((uint8_t)0xC) /* FSMC Alternate Function mapping */ ((uint8_t)0xC) /* OTG HS configured in FS, Alternate Function mapping
00313 #define GPIO_AF_FSMC
00314 #define GPIO_AF_OTG_HS_FS
00315 #define GPIO_AF_SDIO
                                    ((uint8 t)0xC) /* SDIO Alternate Function mapping */
00316
00320 #define GPIO_AF_DCMI
                                  ((uint8_t)0x0D) /* DCMI Alternate Function mapping */
00321
00325 #define GPIO_AF_EVENTOUT
                                  ((uint8 t)0x0F) /* EVENTOUT Alternate Function mapping */
00326
00327 #define IS_GPIO_AF(AF) (((AF) == GPIO_AF_RTC_50Hz) || ((AF) == GPIO_AF_TIM14)
00328
                               ((AF) == GPIO_AF_MCO)
                                                          || ((AF) == GPIO_AF_TAMPER) ||
                               ((AF) == GPIO_AF_SWJ)
                                                         || ((AF) == GPIO_AF_TRACE)
00329
00330
                               ((AF) == GPIO\_AF\_TIM1)
                                                          || ((AF) == GPIO_AF_TIM2)
                                                         || ((AF) == GPIO_AF_TIM4)
00331
                               ((AF) == GPIO_AF_TIM3)
                               ((AF) == GPIO_AF_TIM5)
                                                         || ((AF) == GPIO_AF_TIM8)
00332
                                                         || ((AF) == GPIO_AF_I2C2)
                               ((AF) == GPIO AF I2C1)
00333
                                                         || ((AF) == GPIO_AF_SPI1)
00334
                               ((AF) == GPIO\_AF\_I2C3)
00335
                               ((AF) == GPIO_AF_SPI2)
                                                         || ((AF) == GPIO_AF_TIM13)
00336
                               ((AF) == GPIO\_AF\_SPI3)
                                                         || ((AF) == GPIO_AF_TIM14)
00337
                               ((AF) == GPIO_AF_USART1)
                                                         || ((AF) == GPIO_AF_USART2)
00338
                               ((AF) == GPIO_AF_USART3)
                                                         || ((AF) == GPIO_AF_UART4)
                                                         || ((AF) == GPIO_AF_USART6) ||
|| ((AF) == GPIO_AF_CAN2) ||
                               ((AF) == GPIO_AF_UART5)
00339
00340
                               ((AF) == GPIO_AF_CAN1)
                                                       || ((AF) == GPIO_AF_OTG_HS)
00341
                               ((AF) == GPIO_AF_OTG_FS)
00342
                               ((AF) == GPIO_AF_ETH)
                                                          || ((AF) == GPIO_AF_FSMC)
00343
                               ((AF) == GPIO_AF_OTG_HS_FS) || ((AF) == GPIO_AF_SDIO)
                               ((AF) == GPIO_AF_DCMI)
00344
                                                          || ((AF) == GPIO_AF_EVENTOUT))
00353 #define GPIO Mode AIN
                                    GPIO_Mode_AN
00354
00355 #define GPIO_AF_OTG1_FS
                                   GPIO AF OTG FS
                                  GPIO_AF_OTG_HS
00356 #define GPIO_AF_OTG2_HS
00357 #define GPIO_AF_OTG2_FS
                                    GPIO_AF_OTG_HS_FS
00358
00367 /* Exported macro ------*/
00368 /* Exported functions ------*/
         Function used to set the GPIO configuration to the default reset state ****/
00371 void GPIO_DeInit(GPIO_TypeDef* GPIOx);
00372
00373 /* Initialization and Configuration functions ****************************
00374 void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);
00375 void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);
00376 void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00379 uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00380 uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx);
00381 uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00382 uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);
00383 void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00384 void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00385 void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal);
00386 void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal);
00387 void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
00390 void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF);
00391
00392 #ifdef __cplusplus
00393 }
00394 #endif
00395
00396 #endif /*__STM32F4xx_GPIO_H */
00397
00406 /************************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

6.21 drivers/stm32f4xx i2c.c File Reference

```
This file provides firmware functions to manage the following functionalities of the Inter-integrated circuit (I2C) #include "stm32f4xx_i2c.h" #include "stm32f4xx_rcc.h"
```

Macros

- #define CR1 CLEAR MASK ((uint16 t)0xFBF5) /*<! I2C registers Masks */
- #define FLAG MASK ((uint32 t)0x00FFFFFF) /*<! I2C FLAG mask */
- #define ITEN_MASK ((uint32_t)0x07000000) /*<! I2C Interrupt Enable mask */

Functions

void I2C_DeInit (I2C_TypeDef *I2Cx)

Deinitialize the I2Cx peripheral registers to their default reset values.

void I2C_Init (I2C_TypeDef *I2Cx, I2C_InitTypeDef *I2C_InitStruct)

Initializes the I2Cx peripheral according to the specified parameters in the I2C_InitStruct.

void I2C_StructInit (I2C_InitTypeDef *I2C_InitStruct)

Fills each I2C_InitStruct member with its default value.

void I2C_Cmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C peripheral.

void I2C_GenerateSTART (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication START condition.

void I2C_GenerateSTOP (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication STOP condition.

void I2C_Send7bitAddress (I2C_TypeDef *I2Cx, uint8_t Address, uint8_t I2C_Direction)

Transmits the address byte to select the slave device.

void I2C_AcknowledgeConfig (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C acknowledge feature.

void I2C_OwnAddress2Config (I2C_TypeDef *I2Cx, uint8_t Address)

Configures the specified I2C own address2.

void I2C DualAddressCmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C dual addressing mode.

void I2C_GeneralCallCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C general call feature.

void I2C_SoftwareResetCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C software reset.

void I2C_StretchClockCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C Clock stretching.

void I2C_FastModeDutyCycleConfig (I2C_TypeDef *I2Cx, uint16_t I2C_DutyCycle)

Selects the specified I2C fast mode duty cycle.

void I2C_NACKPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_NACKPosition)

Selects the specified I2C NACK position in master receiver mode.

void I2C_SMBusAlertConfig (I2C_TypeDef *I2Cx, uint16_t I2C_SMBusAlert)

Drives the SMBusAlert pin high or low for the specified I2C.

void I2C ARPCmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C ARP.

• void I2C_SendData (I2C_TypeDef *I2Cx, uint8_t Data)

Sends a data byte through the I2Cx peripheral.

uint8_t I2C_ReceiveData (I2C_TypeDef *I2Cx)

Returns the most recent received data by the I2Cx peripheral.

void I2C_TransmitPEC (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C PEC transfer.

void I2C_PECPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_PECPosition)

Selects the specified I2C PEC position.

• void I2C_CalculatePEC (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the PEC value calculation of the transferred bytes.

uint8_t I2C_GetPEC (I2C_TypeDef *I2Cx)

Returns the PEC value for the specified I2C.

• void I2C_DMACmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C DMA requests.

void I2C_DMALastTransferCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Specifies that the next DMA transfer is the last one.

• uint16_t I2C_ReadRegister (I2C_TypeDef *I2Cx, uint8_t I2C_Register)

Reads the specified I2C register and returns its value.

void I2C_ITConfig (I2C_TypeDef *I2Cx, uint16_t I2C_IT, FunctionalState NewState)

Enables or disables the specified I2C interrupts.

ErrorStatus I2C_CheckEvent (I2C_TypeDef *I2Cx, uint32_t I2C_EVENT)

Checks whether the last I2Cx Event is equal to the one passed as parameter.

uint32_t I2C_GetLastEvent (I2C_TypeDef *I2Cx)

Returns the last I2Cx Event.

FlagStatus I2C_GetFlagStatus (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Checks whether the specified I2C flag is set or not.

void I2C_ClearFlag (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Clears the I2Cx's pending flags.

ITStatus I2C_GetITStatus (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Checks whether the specified I2C interrupt has occurred or not.

void I2C_ClearITPendingBit (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Clears the I2Cx's interrupt pending bits.

6.21.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the Inter-integrated circuit (I2C)

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

- · Initialization and Configuration
- · Data transfers
- PEC management
- DMA transfers management
- · Interrupts, events and flags management

```
# How to use this driver

# How to use this driver

# 1. Enable peripheral clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2Cx, ENABLE)
# function for I2C1, I2C2 or I2C3.

# 2. Enable SDA, SCL and SMBA (when used) GPIO clocks using
# RCC_AHBPeriphClockCmd() function.

# 3. Peripherals alternate function:

# Connect the pin to the desired peripherals' Alternate
# Function (AF) using GPIO_PinAFConfig() function

# Configure the desired pin in alternate function by:
# GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF

# Select the type, pull-up/pull-down and output speed via
# GPIO_PuPd, GPIO_OType and GPIO_Speed members
# Call GPIO_Init() function
# Recommended configuration is Push-Pull, Pull-up, Open-Drain.
# Add an external pull up if necessary (typically 4.7 KOhm).
```

```
4. Program the Mode, duty cycle , Own address, Ack, Speed and Acknowledged
  Address using the I2C_Init() function.
5. Optionally you can enable/configure the following parameters without
   re-initialization (i.e there is no need to call again I2C_Init() function):
   - Enable the acknowledge feature using I2C_AcknowledgeConfig() function
    - Enable the dual addressing mode using I2C_DualAddressCmd() function
   - Enable the general call using the I2C_GeneralCallCmd() function
    - Enable the clock stretching using I2C_StretchClockCmd() function
    - Enable the fast mode duty cycle using the I2C_FastModeDutyCycleConfig()
     function.
    - Configure the NACK position for Master Receiver mode in case of
     2 bytes reception using the function I2C_NACKPositionConfig().
    - Enable the PEC Calculation using I2C_CalculatePEC() function
    - For SMBus Mode:
         - Enable the Address Resolution Protocol (ARP) using I2C_ARPCmd() function
         - Configure the SMBusAlert pin using I2C_SMBusAlertConfig() function
6. Enable the NVIC and the corresponding interrupt using the function
   I2C_ITConfig() if you need to use interrupt mode.
7. When using the DMA mode
         - Configure the DMA using DMA_Init() function
         - Active the needed channel Request using I2C_DMACmd() or
          I2C_DMALastTransferCmd() function.
   @note When using DMA mode, I2C interrupts may be used at the same time to
         control the communication flow (Start/Stop/Ack... events and errors).
8. Enable the I2C using the I2C_Cmd() function.
9. Enable the DMA using the DMA_Cmd() function when using DMA mode in the
  transfers.
```

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.22 drivers/stm32f4xx i2c.h File Reference

This file contains all the functions prototypes for the I2C firmware library. #include "stm32f4xx.h"

Data Structures

struct I2C_InitTypeDef

I2C Init structure definition

Macros

• #define IS_I2C_ALL_PERIPH(PERIPH)

- #define I2C_Mode_I2C ((uint16_t)0x0000)
- #define I2C_Mode_SMBusDevice ((uint16_t)0x0002)
- #define I2C_Mode_SMBusHost ((uint16_t)0x000A)
- #define IS_I2C_MODE(MODE)
- #define I2C_DutyCycle_16_9 ((uint16_t)0x4000)
- #define I2C_DutyCycle_2 ((uint16_t)0xBFFF)
- #define IS I2C DUTY CYCLE(CYCLE)
- #define I2C_Ack_Enable ((uint16_t)0x0400)
- #define I2C Ack Disable ((uint16 t)0x0000)
- #define IS I2C ACK STATE(STATE)
- #define I2C Direction Transmitter ((uint8 t)0x00)
- #define I2C Direction Receiver ((uint8 t)0x01)
- #define IS I2C DIRECTION(DIRECTION)
- #define I2C AcknowledgedAddress 7bit ((uint16 t)0x4000)
- #define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)
- #define IS I2C ACKNOWLEDGE ADDRESS(ADDRESS)
- #define I2C Register CR1 ((uint8 t)0x00)
- #define I2C Register CR2 ((uint8 t)0x04)
- #define I2C_Register_OAR1 ((uint8_t)0x08)
- #define I2C_Register_OAR2 ((uint8_t)0x0C)
- #define I2C_Register_DR ((uint8_t)0x10)
- #define I2C Register SR1 ((uint8 t)0x14)
- #define I2C Register SR2 ((uint8 t)0x18)
- #define I2C_Register_CCR ((uint8_t)0x1C)
- #define I2C_Register_TRISE ((uint8_t)0x20)
- #define IS_I2C_REGISTER(REGISTER)
- #define I2C_NACKPosition_Next ((uint16_t)0x0800)
- #define I2C_NACKPosition_Current ((uint16_t)0xF7FF)
- #define IS_I2C_NACK_POSITION(POSITION)
- #define I2C_SMBusAlert_Low ((uint16_t)0x2000)
- #define I2C SMBusAlert High ((uint16 t)0xDFFF)
- #define IS I2C SMBUS ALERT(ALERT)
- #define I2C_PECPosition_Next ((uint16_t)0x0800)
- #define I2C_PECPosition_Current ((uint16_t)0xF7FF)
- #define IS_I2C_PEC_POSITION(POSITION)
- #define I2C_IT_BUF ((uint16_t)0x0400)
- #define I2C IT EVT ((uint16 t)0x0200)
- #define I2C_IT_ERR ((uint16_t)0x0100)
- #define IS_I2C_CONFIG_IT(IT) ((((IT) & (uint16_t)0xF8FF) == 0x00) && ((IT) != 0x00))
- #define I2C IT SMBALERT ((uint32 t)0x01008000)
- #define I2C IT TIMEOUT ((uint32 t)0x01004000)
- #define I2C_IT_PECERR ((uint32_t)0x01001000)
- #define I2C_IT_OVR ((uint32_t)0x01000800)
- #define I2C_IT_AF ((uint32_t)0x01000400)
- #define I2C_IT_ARLO ((uint32_t)0x01000200)
- #define I2C IT BERR ((uint32 t)0x01000100)
- #define I2C_IT_TXE ((uint32_t)0x06000080)
- #define I2C_IT_RXNE ((uint32_t)0x06000040)
- #define I2C_IT_STOPF ((uint32_t)0x02000010)
- #define I2C_IT_ADD10 ((uint32_t)0x02000008)
- #define I2C IT BTF ((uint32 t)0x02000004)
- #define I2C_IT_ADDR ((uint32_t)0x02000002)
- #define I2C IT SB ((uint32 t)0x02000001)
- #define IS I2C CLEAR IT(IT) ((((IT) & (uint16 t)0x20FF) == 0x00) && ((IT) != (uint16 t)0x00))
- #define IS I2C GET IT(IT)

- #define I2C_FLAG_DUALF ((uint32_t)0x00800000)
 SR2 register flags
- #define I2C_FLAG_SMBHOST ((uint32_t)0x00400000)
- #define I2C FLAG SMBDEFAULT ((uint32 t)0x00200000)
- #define I2C FLAG GENCALL ((uint32 t)0x00100000)
- #define I2C FLAG TRA ((uint32 t)0x00040000)
- #define I2C_FLAG_BUSY ((uint32_t)0x00020000)
- #define I2C_FLAG_MSL ((uint32_t)0x00010000)
- #define I2C FLAG SMBALERT ((uint32 t)0x10008000)

SR1 register flags

- #define I2C FLAG TIMEOUT ((uint32 t)0x10004000)
- #define I2C_FLAG_PECERR ((uint32_t)0x10001000)
- #define I2C_FLAG_OVR ((uint32_t)0x10000800)
- #define I2C FLAG AF ((uint32 t)0x10000400)
- #define I2C FLAG ARLO ((uint32 t)0x10000200)
- #define I2C_FLAG_BERR ((uint32_t)0x10000100)
- #define I2C_FLAG_TXE ((uint32_t)0x10000080)
- #define I2C_FLAG_RXNE ((uint32_t)0x10000040)
- #define I2C_FLAG_STOPF ((uint32_t)0x10000010)
- #define I2C FLAG ADD10 ((uint32 t)0x10000008)
- #define I2C FLAG BTF ((uint32 t)0x10000004)
- #define I2C_FLAG_ADDR ((uint32_t)0x10000002)
- #define I2C_FLAG_SB ((uint32_t)0x10000001)
- #define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_← t)0x00))
- #define IS_I2C_GET_FLAG(FLAG)
- #define I2C_EVENT_MASTER_MODE_SELECT ((uint32_t)0x00030001) /* BUSY, MSL and SB flag */
 Communication start.
- #define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ((uint32_t)0x00070082) /* BUSY, MSL, ADDR, TXE and TRA flags */

Address Acknowledge.

- #define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED ((uint32_t)0x00030002) /* BUSY, MSL and ADDR flags */
- #define I2C_EVENT_MASTER_MODE_ADDRESS10 ((uint32_t)0x00030008) /* BUSY, MSL and ADD10 flags */
- #define I2C_EVENT_MASTER_BYTE_RECEIVED ((uint32_t)0x00030040) /* BUSY, MSL and RXNE flags
 */

Communication events.

- #define I2C_EVENT_MASTER_BYTE_TRANSMITTING ((uint32_t)0x00070080) /* TRA, BUSY, MSL, TXE flags */
- #define I2C_EVENT_MASTER_BYTE_TRANSMITTED ((uint32_t)0x00070084) /* TRA, BUSY, MSL, TXE and BTF flags */
- #define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED ((uint32_t)0x00020002) /* BUSY and ADDR flags */

Communication start events.

- #define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED ((uint32_t)0x00060082) /* TRA, BUSY, TXE and ADDR flags */
- #define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000) /* DU-ALF and BUSY flags */
- #define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080) /*
 DUALF, TRA, BUSY and TXE flags */
- #define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED ((uint32_t)0x00120000) /* GENCALL and BUSY flags */

#define I2C_EVENT_SLAVE_BYTE_RECEIVED ((uint32_t)0x00020040) /* BUSY and RXNE flags */
 Communication events.

- #define I2C EVENT SLAVE STOP DETECTED ((uint32 t)0x00000010) /* STOPF flag */
- #define I2C_EVENT_SLAVE_BYTE_TRANSMITTED ((uint32_t)0x00060084) /* TRA, BUSY, TXE and BTF flags */
- #define I2C_EVENT_SLAVE_BYTE_TRANSMITTING ((uint32_t)0x00060080) /* TRA, BUSY and TXE flags
 */
- #define I2C_EVENT_SLAVE_ACK_FAILURE ((uint32_t)0x00000400) /* AF flag */
- #define IS I2C EVENT(EVENT)
- #define IS I2C OWN ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
- #define IS I2C CLOCK SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))

Functions

void I2C DeInit (I2C TypeDef *I2Cx)

Deinitialize the I2Cx peripheral registers to their default reset values.

void I2C Init (I2C TypeDef *I2Cx, I2C InitTypeDef *I2C InitStruct)

Initializes the I2Cx peripheral according to the specified parameters in the I2C InitStruct.

void I2C_StructInit (I2C_InitTypeDef *I2C_InitStruct)

Fills each I2C InitStruct member with its default value.

void I2C_Cmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C peripheral.

void I2C_GenerateSTART (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication START condition.

• void I2C_GenerateSTOP (I2C_TypeDef *I2Cx, FunctionalState NewState)

Generates I2Cx communication STOP condition.

void I2C_Send7bitAddress (I2C_TypeDef *I2Cx, uint8_t Address, uint8_t I2C_Direction)

Transmits the address byte to select the slave device.

void I2C_AcknowledgeConfig (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C acknowledge feature.

void I2C_OwnAddress2Config (I2C_TypeDef *I2Cx, uint8_t Address)

Configures the specified I2C own address2.

void I2C_DualAddressCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C dual addressing mode.

void I2C_GeneralCallCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C general call feature.

• void I2C SoftwareResetCmd (I2C TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C software reset.

• void I2C_StretchClockCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C Clock stretching.

void I2C_FastModeDutyCycleConfig (I2C_TypeDef *I2Cx, uint16_t I2C_DutyCycle)

Selects the specified I2C fast mode duty cycle.

• void I2C_NACKPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_NACKPosition)

Selects the specified I2C NACK position in master receiver mode.

void I2C_SMBusAlertConfig (I2C_TypeDef *I2Cx, uint16_t I2C_SMBusAlert)

Drives the SMBusAlert pin high or low for the specified I2C.

void I2C_ARPCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C ARP.

void I2C_SendData (I2C_TypeDef *I2Cx, uint8_t Data)

Sends a data byte through the I2Cx peripheral.

• uint8 t I2C ReceiveData (I2C TypeDef *I2Cx)

Returns the most recent received data by the I2Cx peripheral.

void I2C_TransmitPEC (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C PEC transfer.

void I2C_PECPositionConfig (I2C_TypeDef *I2Cx, uint16_t I2C_PECPosition)

Selects the specified I2C PEC position.

void I2C_CalculatePEC (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the PEC value calculation of the transferred bytes.

uint8 t I2C GetPEC (I2C TypeDef *I2Cx)

Returns the PEC value for the specified I2C.

void I2C_DMACmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Enables or disables the specified I2C DMA requests.

void I2C_DMALastTransferCmd (I2C_TypeDef *I2Cx, FunctionalState NewState)

Specifies that the next DMA transfer is the last one.

• uint16_t I2C_ReadRegister (I2C_TypeDef *I2Cx, uint8_t I2C_Register)

Reads the specified I2C register and returns its value.

void I2C_ITConfig (I2C_TypeDef *I2Cx, uint16_t I2C_IT, FunctionalState NewState)

Enables or disables the specified I2C interrupts.

• ErrorStatus I2C_CheckEvent (I2C_TypeDef *I2Cx, uint32_t I2C_EVENT)

Checks whether the last I2Cx Event is equal to the one passed as parameter.

• uint32_t I2C_GetLastEvent (I2C_TypeDef *I2Cx)

Returns the last I2Cx Event.

FlagStatus I2C GetFlagStatus (I2C TypeDef *I2Cx, uint32 t I2C FLAG)

Checks whether the specified I2C flag is set or not.

void I2C_ClearFlag (I2C_TypeDef *I2Cx, uint32_t I2C_FLAG)

Clears the I2Cx's pending flags.

ITStatus I2C_GetITStatus (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Checks whether the specified I2C interrupt has occurred or not.

void I2C_ClearITPendingBit (I2C_TypeDef *I2Cx, uint32_t I2C_IT)

Clears the I2Cx's interrupt pending bits.

6.22.1 Detailed Description

This file contains all the functions prototypes for the I2C firmware library.

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.23 stm32f4xx_i2c.h

Go to the documentation of this file.

```
00023 /* Define to prevent recursive inclusion -----*/
00024 #ifndef __STM32F4xx_I2C_H
00025 #define __STM32F4xx_I2C_H
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Includes -----
00032 #include "stm32f4xx.h"
00042 /* Exported types -----
00043
00048 typedef struct
00049 {
00050 uint32_t I2C_ClockSpeed;
00059
       uint16_t I2C_OwnAddress1;
00062 uint16_t I2C_Ack;
00065 uint16_t I2C_AcknowledgedAddress;
00067 }I2C_InitTypeDef;
00068
00069 /* Exported constants -----*/
00070
00071
00076 #define IS_I2C_ALL_PERIPH(PERIPH) (((PERIPH) == I2C1) ||
                                         ((PERIPH) == I2C2) || \
00077
                                       ((PERIPH) == I2C3))
00078
00084 #define I2C_Mode_SMBusDevice ((uint16_t)0x0000)
00085 #define I2C_Mode_SMBusHost
00086 #define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) | | 
                           ((MODE) == I2C_Mode_SMBusDevice) || \
((MODE) == I2C_Mode_SMBusHost))
00087
00088
00097 #define I2C_DutyCycle_16_9 ((uint16_t)0x4000)
00098 #define I2C_DutyCycle_2
                                              ((uint16_t)0xBFFF)
00109 #define I2C_Ack_Enable 00110 #define I2C_Ack_Disable
                                        ((uint16_t)0x0400)
                                              ((uint16_t)0x0000)
00111 #define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || \
                                      ((STATE) == I2C_Ack_Disable))
00121 #define I2C_Direction_Transmitter ((uint8_t)0x00)
00122 #define I2C_Direction_Receiver ((uint8_t)0x01)
00133 #define I2C_AcknowledgedAddress_7bit ((uint16_t)0x4000)
00134 #define I2C_AcknowledgedAddress_10bit ((uint16_t)0xC000)
00135 #define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \
00136
                                                   ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
00145 #define I2C_Register_CR1
                                             ((uint8_t)0x00)
00146 #define I2C_Register_CR2
                                             ((uint8_t)0x04)
00147 #define I2C_Register_OAR1
                                             ((uint8_t)0x08)
00148 #define I2C_Register_OAR2
                                             ((uint8_t)0x0C)
00149 #define I2C_Register_DR
                                             ((uint8_t)0x10)
                                             ((uint8_t)0x14)
00150 #define I2C_Register_SR1
00151 #define I2C_Register_SR2
                                             ((uint8_t)0x18)
00152 #define I2C_Register_CCR
00153 #define I2C_Register_TRISE
                                             ((uint8_t)0x1C)
                                              ((uint8_t)0x20)
00154 #define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) ||
                                        ((REGISTER) == I2C_Register_CR2)
00156
                                         ((REGISTER) == I2C_Register_OAR1) ||
                                         ((REGISTER) == I2C_Register_OAR2) ||
((REGISTER) == I2C_Register_DR) || \
((REGISTER) == I2C_Register_SR1) || \

00157
00158
00159
                                         ((REGISTER) == I2C_Register_SR2) ||
00160
00161
                                         ((REGISTER) == I2C_Register_CCR) ||
00162
                                         ((REGISTER) == I2C_Register_TRISE))
                                       ((uint16_t)0x0800)
00171 #define I2C_NACKPosition_Next
00172 #define I2C_NACKPosition_Current
                                              ((uint16_t)0xF7FF)
00173 #define IS_I2C_NACK_POSITION(POSITION) (((POSITION) == I2C_NACKPosition_Next) || \
                                              ((POSITION) == I2C_NACKPosition_Current))
00174
00183 #define I2C_SMBusAlert_Low
                                             ((uint16_t)0x2000)
00184 #define I2C_SMBusAlert_High
                                              ((uint16_t)0xDFFF)
00185 #define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || \
```

6.23 stm32f4xx i2c.h 389

```
((ALERT) == I2C_SMBusAlert_High))
00186
00195 #define I2C_PECPosition_Next
                                                    ((uint16_t)0x0800)
00196 #define I2C_PECPosition_Current
                                                     ((uint16_t)0xF7FF)
((uint16_t)0x0400)
00207 #define I2C IT BUF
00208 #define I2C_IT_EVT
                                                     ((uint16_t)0x0200)
00209 #define I2C_IT_ERR
                                                      ((uint16_t)0x0100)
00210 \ \ \#define \ \ IS_I2C\_CONFIG\_IT(IT) \ \ ((((IT) \ \& \ (uint16\_t)0xF8FF) \ == \ 0x00) \ \&\& \ \ ((IT) \ != \ 0x00))
00219 #define I2C_IT_SMBALERT
                                                    ((uint32_t)0x01008000)
00220 #define I2C_IT_TIMEOUT
                                                     ((uint32_t)0x01004000)
00221 #define I2C_IT_PECERR
                                                     ((uint32_t)0x01001000)
00222 #define I2C_IT_OVR
                                                     ((uint32_t)0x01000800)
00223 #define I2C_IT_AF
                                                     ((uint32_t)0x01000400)
00224 #define I2C_IT_ARLO
                                                     ((uint32_t)0x01000200)
00225 #define I2C_IT_BERR
                                                     ((uint32_t)0x01000100)
00226 #define I2C_IT_TXE
                                                     ((uint32_t)0x06000080)
00227 #define I2C_IT_RXNE
                                                     ((uint32_t)0x06000040)
00228 #define I2C_IT_STOPF
                                                     ((uint32_t)0x02000010)
00229 #define I2C_IT_ADD10
                                                     ((uint32_t)0x02000008)
00230 #define I2C_IT_BTF
                                                     ((uint32_t)0x02000004)
00231 #define I2C_IT_ADDR
                                                     ((uint32_t)0x02000002)
00232 #define I2C_IT_SB
                                                     ((uint32_t)0x02000001)
00233
00234 #define IS_I2C_CLEAR_IT(IT) ((((IT) & (uint16_t)0x20FF) == 0x00) && ((IT) != (uint16_t)0x00))
00236 #define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \
00237
                                      ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) ||
                                      ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \
((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \
((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || \
((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || \
((IT) == I2C_IT_ADDIO) || ((IT) == I2C_IT_BTF) || \
((IT) == I2C_IT_ADDIO) || ((IT) == I2C_IT_SB))
00238
00239
00240
00241
00242
                                                     ((uint32_t)0x00800000)
00255 #define I2C_FLAG_DUALF
00256 #define I2C_FLAG_SMBHOST
00257 #define I2C_FLAG_SMBDEFAULT
                                                     ((uint32_t)0x00400000)
                                                     ((uint32_t)0x00200000)
00258 #define I2C FLAG GENCALL
                                                     ((uint32_t)0x00100000)
00259 #define I2C_FLAG_TRA
                                                     ((uint32_t)0x00040000)
                                                     ((uint32_t)0x00020000)
00260 #define I2C_FLAG_BUSY
00261 #define I2C_FLAG_MSL
                                                     ((uint32_t)0x00010000)
00262
00267 #define I2C FLAG SMBALERT
                                                    ((uint32_t)0x10008000)
00268 #define I2C_FLAG_TIMEOUT 00269 #define I2C_FLAG_PECERR
                                                    ((uint32_t)0x10004000)
((uint32_t)0x10001000)
00270 #define I2C_FLAG_OVR
                                                     ((uint32_t)0x10000800)
00271 #define I2C_FLAG_AF
                                                     ((uint32_t)0x10000400)
00272 #define I2C_FLAG_ARLO
                                                     ((uint32_t)0x10000200)
00273 #define I2C_FLAG_BERR
                                                     ((uint32_t)0x10000100)
00274 #define I2C FLAG TXE
                                                     ((uint32 t)0x10000080)
00275 #define I2C_FLAG_RXNE
                                                     ((uint32 t)0x10000040)
00276 #define I2C_FLAG_STOPF
                                                     ((uint32_t)0x10000010)
00277 #define I2C_FLAG_ADD10
                                                     ((uint32_t)0x10000008)
00278 #define I2C_FLAG_BTF
                                                     ((uint32_t)0x10000004)
00279 #define I2C FLAG ADDR
                                                     ((uint32_t)0x10000002)
00280 #define I2C FLAG SB
                                                     ((uint32_t)0x10000001)
00281
00282 #define IS_I2C_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0x20FF) == 0x00) && ((FLAG) != (uint16_t)0x00))
00283
00284 #define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) ||
                                           ((FLAG) == 12C_FLAG_SMBDEFAULT) || ((FLAG) == 12C_FLAG_GENCALL) || \
((FLAG) == 12C_FLAG_MBDEFAULT) || ((FLAG) == 12C_FLAG_BUSY) || \
((FLAG) == 12C_FLAG_MSL) || ((FLAG) == 12C_FLAG_SMBALERT) || \
((FLAG) == 12C_FLAG_TIMEOUT) || ((FLAG) == 12C_FLAG_PECERR) || \
00285
00286
00287
00288
                                           ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF)
00289
00290
                                           ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || \
00291
                                            ((FLAG) == I2C\_FLAG\_TXE) \ | \ ((FLAG) == I2C\_FLAG\_RXNE) \ | \ | \ \\
                                           ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || \
00292
00293
00294
                                           ((FLAG) == I2C FLAG SB))
00318 #define I2C_EVENT_MASTER_MODE_SELECT
                                                                           ((uint32_t)0x00030001) /* BUSY, MSL and SB
       flag */
00319
00345 /* --EV6 */
00346 #define I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
                                                                          ((uint32_t)0x00070082) /* BUSY, MSL, ADDR,
      TXE and TRA flags */
00347 #define I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
                                                                           ((uint32_t)0x00030002) /* BUSY, MSL and
      ADDR flags */
00348 /* --EV9 */
00349 #define I2C_EVENT_MASTER_MODE_ADDRESS10
                                                                           ((uint32 t) 0x00030008) /* BUSY, MSL and
      ADD10 flags */
00380 /* Master RECEIVER mode -----*/
((uint32_t)0x00030040) /* BUSY, MSL and
      RXNE flags */
00383
```

```
00384 /* Master TRANSMITTER mode -----*/
00385 /* --EV8 */
00386 #define I2C_EVENT_MASTER_BYTE_TRANSMITTING
                                                                        ((uint32_t)0x00070080) /* TRA, BUSY, MSL,
      TXE flags */
00387 /* --EV8_2 */
00388 #define I2C_EVENT_MASTER_BYTE_TRANSMITTED
00388 #define
                                                                        ((uint32_t)0x00070084) /* TRA, BUSY, MSL,
      TXE and BTF flags */
00389
00390
00423 /\star --EV1 (all the events below are variants of EV1) \star/
00424 /\star 1) Case of One Single Address managed by the slave \star/
                                                                         ((uint32 t)0x00020002) /* BUSY and ADDR
00425 #define I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
       flags */
00426 #define I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
                                                                        ((uint32_t)0x00060082) /* TRA, BUSY, TXE
      and ADDR flags */
00427
00428 /* 2) Case of Dual address managed by the slave */
00429 #define I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED ((uint32_t)0x00820000) /* DUALF and BUSY flags */
00430 #define I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((uint32_t)0x00860080) /* DUALF, TRA, BUSY
      and TXE flags */
00431
00432 /* 3) Case of General Call enabled for the slave */
                                                                         ((uint32 t) 0x00120000) /* GENCALL and BUSY
00433 #define I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED flags */
00434
00462 /* Slave RECEIVER mode -----*/
00463 /* --EV2 */
00464 #define I2C_EVENT_SLAVE_BYTE_RECEIVED flags */
                                                                         ((uint32_t)0x00020040) /* BUSY and RXNE
00465 /* --EV4 */
00466 #define I2C_EVENT_SLAVE_STOP_DETECTED
                                                                         ((uint32_t)0x00000010) /* STOPF flag */
00467
00468 /* Slave TRANSMITTER mode -----*/
00469 /* --EV3 */
00470 #define I2C_EVENT_SLAVE_BYTE_TRANSMITTED
                                                                        ((uint32 t)0x00060084) /* TRA, BUSY, TXE
      and BTF flags */
00471 #define I2C_EVENT_SLAVE_BYTE_TRANSMITTING
                                                                        ((uint32 t)0x00060080) /* TRA, BUSY and
      TXE flags */
00472 /* --EV3_2 */
00473 #define I2C_EVENT_SLAVE_ACK_FAILURE
                                                                        ((uint32_t)0x00000400) /* AF flag */
00474
00475 /*
00476 =====
00477
                                   End of Events Description
00479 */
00480
00481 #define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \
                                       ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \
00482
                                       ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \
                                       ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \
00484
00485
                                       ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) ||
                                       ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) ||
00486
                                       ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || \
((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || \
00487
00488
                                       ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) ||
                                       ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) ||
00490
00491
                                       ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || \
                                       ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \
((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \
00492
00493
                                       ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \
((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \
00494
00495
                                       ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) ||
00496
00497
                                       ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) ||
00498
                                       ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTING) ||
00499
                                       ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || \
((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
00500
00509 #define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
00518 #define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))
00527 /* Exported macro -----
00528 /* Exported functions -----*/
00529
00530 /\star Function used to set the I2C configuration to the default reset state \star\star\star\star\star\star/
00531 void I2C DeInit (I2C TypeDef* I2Cx);
00534 void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);
00535 void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);
00536 void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00537 void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);
00538 void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);
00539 void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction);
00540 void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);
00541 void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address);
00542 void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00543 void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
```

6.23 stm32f4xx i2c.h 391

```
00544 void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00545 void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00546 void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle);
00547 void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition);
00548 void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert); 00549 void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00552 void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data);
00553 uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx);
00554
00556 void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
00557 void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition);
00558 void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
00559 uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx);
00560
00562 void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00563 void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
00564
00566 uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register);
00567 void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState);
00568
00569 /
00570
00571
                             I2C State Monitoring Functions
00572
00573
       This I2C driver provides three different ways for I2C state monitoring
00574
       depending on the application requirements and constraints:
00576
00577

    Basic state monitoring (Using I2C_CheckEvent() function)

00578
00579
             It compares the status registers (SR1 and SR2) content to a given event
00580
             (can be the combination of one or more flags).
             It returns SUCCESS if the current status includes the given flags
00582
             and returns ERROR if one or more flags are missing in the current status.
00583
00584
               - When to use
00585
                  - This function is suitable for most applications as well as for startup
00586
                   activity since the events are fully described in the product reference
00587
                   manual (RM0090).
00588
                  - It is also suitable for users who need to define their own events.
00589
00590
               - Limitations
00591
                  - If an error occurs (ie. error flags are set besides to the monitored
00592
                    flags), the I2C_CheckEvent() function may return SUCCESS despite
00593
                    the communication hold or corrupted real state.
00594
                    In this case, it is advised to use error interrupts to monitor
00595
                    the error events and handle them in the interrupt IRQ handler.
00596
00597
00598
              For error management, it is advised to use the following functions:
00599
                - I2C ITConfig() to configure and enable the error interrupts (I2C IT ERR).
                - I2Cx_ER_IRQHandler() which is called when the error interrupt occurs.
00600
00601
                  Where x is the peripheral instance (I2C1, I2C2 ...)
00602
                - I2C_GetFlagStatus() or I2C_GetITStatus() to be called into the
00603
                  I2Cx_ER_IRQHandler() function in order to determine which error occurred.

    I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd()
and/or I2C_GenerateStop() in order to clear the error flag and source

00604
00605
00606
                  and return to correct communication status.
00607
00608
00609
          2. Advanced state monitoring (Using the function I2C_GetLastEvent())
00610
00611
             Using the function I2C GetLastEvent() which returns the image of both status
00612
             registers in a single word (uint32_t) (Status Register 2 value is shifted left
00613
             by 16 bits and concatenated to Status Register 1).
00614
00615
00616
                  - This function is suitable for the same applications above but it
00617
                    allows to overcome the mentioned limitation of I2C_GetFlagStatus()
00618
                    function.
00619
                  - The returned value could be compared to events already defined in
00620
                    this file or to custom values defined by user.
00621
                    This function is suitable when multiple flags are monitored at the
00622
                    same time.
                  - At the opposite of I2C\_CheckEvent() function, this function allows
00623
00624
                   user to choose when an event is accepted (when all events flags are
00625
                    set and no other flags are set or just when the needed flags are set
00626
                    like I2C CheckEvent() function.
00627
00628
               - Limitations
00629
                  - User may need to define his own events.
00630
                  - Same remark concerning the error management is applicable for this
```

```
function if user decides to check only regular communication flags
                   (and ignores error flags).
00633
00634
00635
          3. Flag-based state monitoring (Using the function I2C GetFlagStatus())
00636
00637
          Using the function I2C_GetFlagStatus() which simply returns the status of
00638
00639
          one single flag (ie. I2C_FLAG_RXNE ...).
00640
00641
              - When to use
00642
                 - This function could be used for specific applications or in debug
00643
                  phase.
00644
                 - It is suitable when only one flag checking is needed (most I2C
00645
                   events are monitored through multiple flags).
00646
              - Limitations:
00647
                 - When calling this function, the Status register is accessed.
00648
                   Some flags are cleared when the status register is accessed.
                   So checking the status of one Flag, may clear other ones.
00649
                 - Function may need to be called twice or more in order to monitor
00651
00652 */
00653
00654 /*
00655 -----
                             1. Basic state monitoring
00657 ==========
00658 */
00659 ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT);
00660 /*
00661 -----
00662
                             2. Advanced state monitoring
00663 ====
00664
00665 uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx);
00666 /*
00667
00668
                            3. Flag-based state monitoring
00670 */
00671 FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);
00672
00673
00674 void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);
00675 ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT);
00676 void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT);
00677
00678 #ifdef __cplusplus
00679
00680 #endif
00681
00682 #endif /*__STM32F4xx_I2C_H */
00692 /************************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

6.24 drivers/stm32f4xx rcc.c File Reference

This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral:

```
#include "stm32f4xx rcc.h"
```

Macros

- #define HSE_VALUE ((uint32_t)25000000)
- #define HSE_STARTUP_TIMEOUT ((uint16_t)0x0500)

In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value.

- #define HSI VALUE ((uint32 t)16000000)
- #define RCC_OFFSET (RCC_BASE PERIPH_BASE)
- #define CR OFFSET (RCC OFFSET + 0x00)
- #define HSION BitNumber 0x00
- #define CR_HSION_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
- #define CSSON BitNumber 0x13
- #define CR_CSSON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
- #define PLLON_BitNumber 0x18

- #define CR_PLLON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
- #define PLLI2SON BitNumber 0x1A
- #define CR_PLLI2SON_BB (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
- #define CFGR OFFSET (RCC OFFSET + 0x08)
- #define I2SSRC BitNumber 0x17
- #define CFGR I2SSRC BB (PERIPH BB BASE + (CFGR OFFSET * 32) + (I2SSRC BitNumber * 4))
- #define BDCR OFFSET (RCC OFFSET + 0x70)
- #define RTCEN_BitNumber 0x0F
- #define BDCR_RTCEN_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
- #define BDRST BitNumber 0x10
- #define BDCR_BDRST_BB (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
- #define CSR OFFSET (RCC OFFSET + 0x74)
- #define LSION_BitNumber 0x00
- #define CSR LSION BB (PERIPH BB BASE + (CSR OFFSET * 32) + (LSION BitNumber * 4))
- #define CFGR_MCO2_RESET_MASK ((uint32_t)0x07FFFFFF)
- #define CFGR MCO1 RESET MASK ((uint32 t)0xF89FFFFF)
- #define FLAG MASK ((uint8 t)0x1F)
- #define CR_BYTE3_ADDRESS ((uint32_t)0x40023802)
- #define CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x01))
- #define CIR_BYTE3_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x02))
- #define BDCR_ADDRESS (PERIPH_BASE + BDCR_OFFSET)

Functions

void RCC DeInit (void)

Resets the RCC clock configuration to the default reset state.

void RCC_HSEConfig (uint8_t RCC_HSE)

Configures the External High Speed oscillator (HSE).

ErrorStatus RCC WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC_AdjustHSICalibrationValue (uint8_t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC_LSEConfig (uint8_t RCC_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC_LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC_PLLConfig (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC_PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

• void RCC_PLLI2SConfig (uint32_t PLLI2SN, uint32_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC_PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC_ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC MCO1Config (uint32 t RCC MCO1Source, uint32 t RCC MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

• void RCC MCO2Config (uint32 t RCC MCO2Source, uint32 t RCC MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

• void RCC_SYSCLKConfig (uint32_t RCC_SYSCLKSource)

Configures the system clock (SYSCLK).

• uint8 t RCC GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC_HCLKConfig (uint32_t RCC_SYSCLK)

Configures the AHB clock (HCLK).

void RCC PCLK1Config (uint32 t RCC HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC PCLK2Config (uint32 t RCC HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC GetClocksFreq (RCC ClocksTypeDef *RCC Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

void RCC_RTCCLKConfig (uint32_t RCC_RTCCLKSource)

Configures the RTC clock (RTCCLK).

void RCC_RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC_I2SCLKConfig (uint32_t RCC_I2SCLKSource)

Configures the I2S clock source (I2SCLK).

- void RCC_AHB1PeriphClockCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Enables or disables the AHB1 peripheral clock.
- void RCC_AHB2PeriphClockCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)
 Enables or disables the AHB2 peripheral clock.
- void RCC_AHB3PeriphClockCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Enables or disables the AHB3 peripheral clock.
- void RCC_APB1PeriphClockCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

 Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC_APB2PeriphClockCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)

 Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC_AHB1PeriphResetCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Forces or releases AHB1 peripheral reset.
- void RCC_AHB2PeriphResetCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState) Forces or releases AHB2 peripheral reset.
- void RCC_AHB3PeriphResetCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Forces or releases AHB3 peripheral reset.
- void RCC_APB1PeriphResetCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)
 Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC_APB2PeriphResetCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)
 Forces or releases High Speed APB (APB2) peripheral reset.
- void RCC_AHB1PeriphClockLPModeCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)

 Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC_AHB2PeriphClockLPModeCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState) Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC_AHB3PeriphClockLPModeCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC_APB1PeriphClockLPModeCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)
 Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC_APB2PeriphClockLPModeCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)
 Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

void RCC_ITConfig (uint8_t RCC_IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

FlagStatus RCC_GetFlagStatus (uint8_t RCC_FLAG)

Checks whether the specified RCC flag is set or not.

void RCC_ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.

• ITStatus RCC_GetITStatus (uint8_t RCC_IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC_ClearITPendingBit (uint8_t RCC_IT)

Clears the RCC's interrupt pending bits.

6.24.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the Reset and clock control (RCC) peripheral:

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

- · Internal/external clocks, PLL, CSS and MCO configuration
- · System, AHB and APB busses clocks configuration
- · Peripheral clocks configuration
- · Interrupts and flags management

```
RCC specific features
After reset the device is running from Internal High Speed oscillator
(HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
and I-Cache are disabled, and all peripherals are off except internal
SRAM, Flash and JTAG.
 - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
   all peripherals mapped on these busses are running at HSI speed.
   - The clock for all peripherals is switched off, except the SRAM and FLASH.
 - All GPIOs are in input floating state, except the JTAG pins which
   are assigned to be used for debug purpose.
Once the device started from reset, the user application has to:
  Configure the clock source to be used to drive the System clock
   (if the application needs higher frequency/performance)
 - Configure the System clock frequency and Flash settings
 - Configure the AHB and APB busses prescalers
 - Enable the clock for the peripheral(s) to be used
 - Configure the clock source(s) for peripherals which clocks are not
   derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
```

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.24.2 Macro Definition Documentation

6.24.2.1 HSE_STARTUP_TIMEOUT

```
#define HSE_STARTUP_TIMEOUT ((uint16_t) 0x0500)
In the following line adjust the External High Speed oscillator (HSE) Startup Timeout value.
Time out for HSE start up
```

6.24.2.2 HSE_VALUE

```
#define HSE_VALUE ((uint32_t)25000000)
Value of the External oscillator in Hz
```

6.24.2.3 HSI_VALUE

```
#define HSI_VALUE ((uint32_t)16000000)
Value of the Internal oscillator in Hz
```

6.25 drivers/stm32f4xx rcc.h File Reference

This file contains all the functions prototypes for the RCC firmware library. #include "stm32f4xx.h"

Data Structures

struct RCC_ClocksTypeDef

Macros

- #define RCC_HSE_OFF ((uint8_t)0x00)
- #define RCC_HSE_ON ((uint8_t)0x01)
- #define RCC_HSE_Bypass ((uint8_t)0x05)
- #define IS RCC HSE(HSE)
- #define RCC PLLSource HSI ((uint32 t)0x00000000)
- #define RCC_PLLSource_HSE ((uint32_t)0x00400000)
- #define IS_RCC_PLL_SOURCE(SOURCE)
- #define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63)
- #define IS RCC PLLN VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
- #define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) == 8))
- #define IS_RCC_PLLQ_VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))
- #define IS_RCC_PLLI2SN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
- #define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))

```
    #define RCC_SYSCLKSource_HSI ((uint32_t)0x00000000)

    #define RCC_SYSCLKSource_HSE ((uint32_t)0x00000001)

    #define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)

• #define IS_RCC_SYSCLK_SOURCE(SOURCE)

    #define RCC SYSCLK Div1 ((uint32 t)0x00000000)

    #define RCC_SYSCLK_Div2 ((uint32_t)0x00000080)

    #define RCC SYSCLK Div4 ((uint32 t)0x00000090)

#define RCC_SYSCLK_Div8 ((uint32_t)0x000000A0)

    #define RCC_SYSCLK_Div16 ((uint32_t)0x000000B0)

    #define RCC SYSCLK Div64 ((uint32 t)0x000000C0)

    #define RCC SYSCLK Div128 ((uint32 t)0x000000D0)

    #define RCC SYSCLK Div256 ((uint32 t)0x000000E0)

    #define RCC_SYSCLK_Div512 ((uint32_t)0x000000F0)

    #define IS RCC HCLK(HCLK)

    #define RCC_HCLK_Div1 ((uint32_t)0x00000000)

    #define RCC HCLK Div2 ((uint32 t)0x00001000)

    #define RCC HCLK Div4 ((uint32 t)0x00001400)

    #define RCC HCLK Div8 ((uint32 t)0x00001800)

    #define RCC HCLK Div16 ((uint32 t)0x00001C00)

    #define IS_RCC_PCLK(PCLK)

    #define RCC_IT_LSIRDY ((uint8_t)0x01)

• #define RCC IT LSERDY ((uint8 t)0x02)

    #define RCC IT HSIRDY ((uint8 t)0x04)

    #define RCC_IT_HSERDY ((uint8_t)0x08)

    #define RCC IT PLLRDY ((uint8 t)0x10)

    #define RCC_IT_PLLI2SRDY ((uint8_t)0x20)

    #define RCC IT CSS ((uint8 t)0x80)

    #define IS RCC IT(IT) ((((IT) & (uint8 t)0xC0) == 0x00) && ((IT) != 0x00))

    #define IS RCC GET IT(IT)

    #define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x40) == 0x00) && ((IT) != 0x00))

#define RCC_LSE_OFF ((uint8_t)0x00)

    #define RCC LSE ON ((uint8 t)0x01)

• #define RCC_LSE_Bypass ((uint8_t)0x04)
• #define IS RCC LSE(LSE)

    #define RCC RTCCLKSource LSE ((uint32 t)0x00000100)

    #define RCC RTCCLKSource LSI ((uint32 t)0x00000200)

#define RCC_RTCCLKSource_HSE_Div2 ((uint32_t)0x00020300)
#define RCC_RTCCLKSource_HSE_Div3 ((uint32_t)0x00030300)
#define RCC_RTCCLKSource_HSE_Div4 ((uint32_t)0x00040300)
• #define RCC RTCCLKSource HSE Div5 ((uint32 t)0x00050300)

    #define RCC RTCCLKSource HSE Div6 ((uint32 t)0x00060300)

    #define RCC_RTCCLKSource_HSE_Div7 ((uint32_t)0x00070300)

    #define RCC RTCCLKSource HSE Div8 ((uint32 t)0x00080300)

#define RCC_RTCCLKSource_HSE_Div9 ((uint32_t)0x00090300)

    #define RCC_RTCCLKSource_HSE_Div10 ((uint32_t)0x000A0300)

    #define RCC RTCCLKSource HSE Div11 ((uint32 t)0x000B0300)

    #define RCC RTCCLKSource HSE Div12 ((uint32 t)0x000C0300)

#define RCC_RTCCLKSource_HSE_Div13 ((uint32_t)0x000D0300)

    #define RCC_RTCCLKSource_HSE_Div14 ((uint32_t)0x000E0300)

    #define RCC_RTCCLKSource_HSE_Div15 ((uint32_t)0x000F0300)

• #define RCC RTCCLKSource HSE Div16 ((uint32 t)0x00100300)

    #define RCC RTCCLKSource HSE Div17 ((uint32 t)0x00110300)

    #define RCC RTCCLKSource HSE Div18 ((uint32 t)0x00120300)

    #define RCC RTCCLKSource HSE Div19 ((uint32 t)0x00130300)
```

#define RCC_RTCCLKSource_HSE_Div20 ((uint32_t)0x00140300)

```
#define RCC_RTCCLKSource_HSE_Div21 ((uint32_t)0x00150300)
```

- #define RCC_RTCCLKSource_HSE_Div22 ((uint32_t)0x00160300)
- #define RCC_RTCCLKSource_HSE_Div23 ((uint32_t)0x00170300)
- #define RCC_RTCCLKSource_HSE_Div24 ((uint32_t)0x00180300)
- #define RCC RTCCLKSource HSE Div25 ((uint32 t)0x00190300)
- #define RCC RTCCLKSource HSE Div26 ((uint32 t)0x001A0300)
- #define RCC RTCCLKSource HSE Div27 ((uint32 t)0x001B0300)
- #define RCC_RTCCLKSource_HSE_Div28 ((uint32_t)0x001C0300)
- #define RCC_RTCCLKSource_HSE_Div29 ((uint32_t)0x001D0300)
- #define RCC RTCCLKSource HSE Div30 ((uint32 t)0x001E0300)
- #define RCC_RTCCLKSource_HSE_Div31 ((uint32_t)0x001F0300)
- #define IS RCC RTCCLK SOURCE(SOURCE)
- #define RCC I2S2CLKSource PLLI2S ((uint8 t)0x00)
- #define RCC_I2S2CLKSource_Ext ((uint8_t)0x01)
- #define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_PLLI2S) |
 ((SOURCE) == RCC_I2S2CLKSource_Ext))
- #define RCC_AHB1Periph_GPIOA ((uint32_t)0x00000001)
- #define RCC AHB1Periph GPIOB ((uint32 t)0x00000002)
- #define RCC_AHB1Periph_GPIOC ((uint32_t)0x00000004)
- #define RCC_AHB1Periph_GPIOD ((uint32_t)0x00000008)
- #define RCC AHB1Periph GPIOE ((uint32 t)0x00000010)
- #define RCC AHB1Periph GPIOF ((uint32 t)0x00000020)
- #define RCC AHB1Periph GPIOG ((uint32 t)0x00000040)
- #define RCC AHB1Periph GPIOH ((uint32 t)0x00000080)
- #define RCC_AHB1Periph_GPIOI ((uint32_t)0x00000100)
- #define RCC_AHB1Periph_CRC ((uint32_t)0x00001000)
- #define RCC_AHB1Periph_FLITF ((uint32_t)0x00008000)
- #define RCC_AHB1Periph_SRAM1 ((uint32_t)0x00010000)
- #define RCC_AHB1Periph_SRAM2 ((uint32_t)0x00020000)
- #define RCC_AHB1Periph_BKPSRAM ((uint32_t)0x00040000)
- #define RCC_AHB1Periph_CCMDATARAMEN ((uint32_t)0x00100000)
- #define RCC_AHB1Periph_DMA1 ((uint32_t)0x00200000)
- #define RCC AHB1Periph DMA2 ((uint32 t)0x00400000)
- #define RCC_AHB1Periph_ETH_MAC ((uint32_t)0x02000000)
- #define RCC_AHB1Periph_ETH_MAC_Tx ((uint32_t)0x04000000)
- #define RCC_AHB1Periph_ETH_MAC_Rx ((uint32_t)0x08000000)
- #define RCC_AHB1Periph_ETH_MAC_PTP ((uint32_t)0x10000000)
- #define RCC_AHB1Periph_OTG_HS ((uint32_t)0x20000000)
- #define RCC_AHB1Periph_OTG_HS_ULPI ((uint32_t)0x40000000)
- #define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) (((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
- #define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))
- #define RCC_AHB2Periph_DCMI ((uint32_t)0x00000001)
- #define RCC AHB2Periph CRYP ((uint32 t)0x00000010)
- #define RCC AHB2Periph HASH ((uint32 t)0x00000020)
- #define RCC AHB2Periph RNG ((uint32 t)0x00000040)
- #define RCC_AHB2Periph_OTG_FS ((uint32_t)0x00000080)
- #define IS_RCC_AHB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFF0E) == 0x00) && ((PERIPH) != 0x00))
- #define RCC AHB3Periph FSMC ((uint32 t)0x00000001)
- #define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00))
- #define RCC APB1Periph TIM2 ((uint32 t)0x00000001)
- #define RCC_APB1Periph_TIM3 ((uint32_t)0x00000002)

```
    #define RCC_APB1Periph_TIM4 ((uint32_t)0x00000004)

    #define RCC_APB1Periph_TIM5 ((uint32_t)0x00000008)

    #define RCC_APB1Periph_TIM6 ((uint32_t)0x00000010)

    #define RCC APB1Periph TIM7 ((uint32 t)0x00000020)

    #define RCC APB1Periph TIM12 ((uint32 t)0x00000040)

    #define RCC_APB1Periph_TIM13 ((uint32_t)0x00000080)

    #define RCC APB1Periph TIM14 ((uint32 t)0x00000100)

    #define RCC APB1Periph WWDG ((uint32 t)0x00000800)

    #define RCC APB1Periph SPI2 ((uint32 t)0x00004000)

    #define RCC APB1Periph SPI3 ((uint32 t)0x00008000)

    #define RCC APB1Periph USART2 ((uint32 t)0x00020000)

    #define RCC APB1Periph USART3 ((uint32 t)0x00040000)

    #define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)

    #define RCC APB1Periph UART5 ((uint32 t)0x00100000)

    #define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)

    #define RCC APB1Periph I2C2 ((uint32 t)0x00400000)

    #define RCC APB1Periph I2C3 ((uint32 t)0x00800000)

    #define RCC APB1Periph CAN1 ((uint32 t)0x02000000)

    #define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)

#define RCC_APB1Periph_PWR ((uint32_t)0x10000000)
#define RCC_APB1Periph_DAC ((uint32_t)0x20000000)

    #define IS RCC APB1 PERIPH(PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))

    #define RCC APB2Periph TIM1 ((uint32 t)0x00000001)

    #define RCC APB2Periph TIM8 ((uint32 t)0x00000002)

    #define RCC APB2Periph USART1 ((uint32 t)0x00000010)

#define RCC_APB2Periph_USART6 ((uint32_t)0x00000020)
#define RCC_APB2Periph_ADC ((uint32_t)0x00000100)

    #define RCC APB2Periph ADC1 ((uint32 t)0x00000100)

    #define RCC_APB2Periph_ADC2 ((uint32_t)0x00000200)

    #define RCC APB2Periph ADC3 ((uint32 t)0x00000400)

#define RCC_APB2Periph_SDIO ((uint32_t)0x00000800)

    #define RCC APB2Periph SPI1 ((uint32 t)0x00001000)

#define RCC_APB2Periph_SYSCFG ((uint32_t)0x00004000)

    #define RCC APB2Periph TIM9 ((uint32 t)0x00010000)

    #define RCC APB2Periph TIM10 ((uint32 t)0x00020000)

    #define RCC APB2Periph TIM11 ((uint32 t)0x00040000)

#define IS RCC APB2 PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
• #define IS RCC APB2 RESET PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH)
  != 0x00))

    #define RCC MCO1Source HSI ((uint32 t)0x00000000)

    #define RCC MCO1Source LSE ((uint32 t)0x00200000)

#define RCC_MCO1Source_HSE ((uint32_t)0x00400000)

    #define RCC MCO1Source PLLCLK ((uint32 t)0x00600000)

    #define RCC_MCO1Div_1 ((uint32_t)0x00000000)

    #define RCC_MCO1Div_2 ((uint32_t)0x04000000)

    #define RCC MCO1Div 3 ((uint32 t)0x05000000)

    #define RCC MCO1Div 4 ((uint32 t)0x06000000)

    #define RCC_MCO1Div_5 ((uint32_t)0x07000000)

    #define IS RCC MCO1SOURCE(SOURCE)

    #define IS_RCC_MCO1DIV(DIV)

• #define RCC_MCO2Source_SYSCLK ((uint32_t)0x00000000)

    #define RCC MCO2Source PLLI2SCLK ((uint32 t)0x40000000)

    #define RCC MCO2Source HSE ((uint32 t)0x80000000)
```

#define RCC MCO2Source PLLCLK ((uint32 t)0xC0000000)

#define RCC_MCO2Div_1 ((uint32_t)0x00000000)

- #define RCC_MCO2Div_2 ((uint32_t)0x20000000)
- #define RCC_MCO2Div_3 ((uint32_t)0x28000000)
- #define RCC_MCO2Div_4 ((uint32_t)0x30000000)
- #define RCC MCO2Div 5 ((uint32 t)0x38000000)
- #define IS_RCC_MCO2SOURCE(SOURCE)
- #define IS RCC MCO2DIV(DIV)
- #define RCC FLAG HSIRDY ((uint8 t)0x21)
- #define RCC FLAG HSERDY ((uint8 t)0x31)
- #define RCC_FLAG_PLLRDY ((uint8_t)0x39)
- #define RCC FLAG PLLI2SRDY ((uint8 t)0x3B)
- #define RCC FLAG LSERDY ((uint8 t)0x41)
- #define RCC FLAG LSIRDY ((uint8 t)0x61)
- #define RCC_FLAG_BORRST ((uint8_t)0x79)
- #define RCC_FLAG_PINRST ((uint8_t)0x7A)
- #define RCC_FLAG_PORRST ((uint8_t)0x7B)
- #define RCC FLAG SFTRST ((uint8 t)0x7C)
- #define RCC FLAG IWDGRST ((uint8 t)0x7D)
- #define RCC_FLAG_WWDGRST ((uint8_t)0x7E)
- #define RCC FLAG LPWRRST ((uint8 t)0x7F)
- #define IS_RCC_FLAG(FLAG)
- #define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)

Functions

void RCC DeInit (void)

Resets the RCC clock configuration to the default reset state.

void RCC_HSEConfig (uint8_t RCC_HSE)

Configures the External High Speed oscillator (HSE).

ErrorStatus RCC WaitForHSEStartUp (void)

Waits for HSE start-up.

void RCC_AdjustHSICalibrationValue (uint8_t HSICalibrationValue)

Adjusts the Internal High Speed oscillator (HSI) calibration value.

void RCC HSICmd (FunctionalState NewState)

Enables or disables the Internal High Speed oscillator (HSI).

void RCC_LSEConfig (uint8_t RCC_LSE)

Configures the External Low Speed oscillator (LSE).

void RCC LSICmd (FunctionalState NewState)

Enables or disables the Internal Low Speed oscillator (LSI).

void RCC_PLLConfig (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)

Configures the main PLL clock source, multiplication and division factors.

void RCC_PLLCmd (FunctionalState NewState)

Enables or disables the main PLL.

void RCC_PLLI2SConfig (uint32_t PLLI2SN, uint32_t PLLI2SR)

Configures the PLLI2S clock multiplication and division factors.

void RCC PLLI2SCmd (FunctionalState NewState)

Enables or disables the PLLI2S.

void RCC ClockSecuritySystemCmd (FunctionalState NewState)

Enables or disables the Clock Security System.

void RCC MCO1Config (uint32 t RCC MCO1Source, uint32 t RCC MCO1Div)

Selects the clock source to output on MCO1 pin(PA8).

• void RCC MCO2Config (uint32 t RCC MCO2Source, uint32 t RCC MCO2Div)

Selects the clock source to output on MCO2 pin(PC9).

void RCC_SYSCLKConfig (uint32_t RCC_SYSCLKSource)

Configures the system clock (SYSCLK).

• uint8 t RCC GetSYSCLKSource (void)

Returns the clock source used as system clock.

void RCC_HCLKConfig (uint32_t RCC_SYSCLK)

Configures the AHB clock (HCLK).

void RCC_PCLK1Config (uint32_t RCC_HCLK)

Configures the Low Speed APB clock (PCLK1).

void RCC PCLK2Config (uint32 t RCC HCLK)

Configures the High Speed APB clock (PCLK2).

void RCC GetClocksFreq (RCC ClocksTypeDef *RCC Clocks)

Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.

void RCC_RTCCLKConfig (uint32_t RCC_RTCCLKSource)

Configures the RTC clock (RTCCLK).

void RCC_RTCCLKCmd (FunctionalState NewState)

Enables or disables the RTC clock.

void RCC_BackupResetCmd (FunctionalState NewState)

Forces or releases the Backup domain reset.

void RCC_I2SCLKConfig (uint32_t RCC_I2SCLKSource)

Configures the I2S clock source (I2SCLK).

- void RCC_AHB1PeriphClockCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Enables or disables the AHB1 peripheral clock.
- void RCC_AHB2PeriphClockCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)
 Enables or disables the AHB2 peripheral clock.
- void RCC_AHB3PeriphClockCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Enables or disables the AHB3 peripheral clock.
- void RCC_APB1PeriphClockCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)

 Enables or disables the Low Speed APB (APB1) peripheral clock.
- void RCC_APB2PeriphClockCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)
 Enables or disables the High Speed APB (APB2) peripheral clock.
- void RCC_AHB1PeriphResetCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)
 Forces or releases AHB1 peripheral reset.
- void RCC_AHB2PeriphResetCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState) Forces or releases AHB2 peripheral reset.
- void RCC_AHB3PeriphResetCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Forces or releases AHB3 peripheral reset.
- void RCC_APB1PeriphResetCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)
 Forces or releases Low Speed APB (APB1) peripheral reset.
- void RCC_APB2PeriphResetCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)
 Forces or releases High Speed APB (APB2) peripheral reset.
- void RCC_AHB1PeriphClockLPModeCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)

 Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
- void RCC_AHB2PeriphClockLPModeCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState) Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
- void RCC_AHB3PeriphClockLPModeCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)
 Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
- void RCC_APB1PeriphClockLPModeCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)
 Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
- void RCC_APB2PeriphClockLPModeCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)
 Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.

• void RCC_ITConfig (uint8_t RCC_IT, FunctionalState NewState)

Enables or disables the specified RCC interrupts.

• FlagStatus RCC_GetFlagStatus (uint8_t RCC_FLAG)

Checks whether the specified RCC flag is set or not.

void RCC ClearFlag (void)

Clears the RCC reset flags. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.

ITStatus RCC GetITStatus (uint8 t RCC IT)

Checks whether the specified RCC interrupt has occurred or not.

void RCC ClearITPendingBit (uint8 t RCC IT)

Clears the RCC's interrupt pending bits.

6.25.1 Detailed Description

This file contains all the functions prototypes for the RCC firmware library.

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.26 stm32f4xx rcc.h

Go to the documentation of this file.

6.26 stm32f4xx rcc.h 403

```
00048 }RCC_ClocksTypeDef;
00049
00050 /* Exported constants ---
00051
00059 #define RCC_HSE_OFF
                                                       ((uint8_t)0x00)
00060 #define RCC_HSE_ON
00061 #define RCC_HSE_Bypass
                                                       ((uint8_t)0x01)
                                                       ((uint8_t)0x05)
00062 \#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
                                    ((HSE) == RCC_HSE_Bypass))
00063
00071 #define RCC_PLLSource_HSI
00072 #define RCC_PLLSource_HSE
                                                       ((uint32_t)0x00000000)
                                                       ((uint32_t)0x00400000)
00073 #define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI) || \
                                                ((SOURCE) == RCC_PLLSource_HSE))
00075 #define IS_RCC_PLLM_VALUE(VALUE) ((VALUE) <= 63)
00076 #define IS_RCC_PLLN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
00077 #define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2) || ((VALUE) == 4) || ((VALUE) == 6) || ((VALUE) ==
      811
00078 #define IS RCC PLLO VALUE(VALUE) ((4 <= (VALUE)) && ((VALUE) <= 15))
00080 #define IS_RCC_PLLI2SN_VALUE(VALUE) ((192 <= (VALUE)) && ((VALUE) <= 432))
00081 #define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))
00089 #define RCC_SYSCLKSource_HSI
                                                       ((uint32_t)0x00000000)
00090 #define RCC_SYSCLKSource_HSE
00091 #define RCC_SYSCLKSource_PLLCLK
                                                       ((uint32_t)0x00000001)
00091 #define RCC_SYSCLKSource_PLLCLK ((uint32_t)0x00000002)
00092 #define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) ||
                                                   ((SOURCE) == RCC_SYSCLKSource_HSE) || \
                                                    ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
00094
00102 #define RCC_SYSCLK_Div1
                                                       ((uint32_t)0x00000000)
00103 #define RCC_SYSCLK_Div2
00104 #define RCC_SYSCLK_Div4
                                                       ((uint32_t)0x00000080)
((uint32_t)0x00000090)
00105 #define RCC_SYSCLK_Div8
                                                       ((uint32_t)0x000000A0)
00106 #define RCC_SYSCLK_Div16
                                                       ((uint32_t)0x000000B0)
00107 #define RCC_SYSCLK_Div64
                                                       ((uint32_t)0x000000C0)
00108 #define RCC_SYSCLK_Div128
                                                       ((uint32_t)0x000000D0)
00109 #define RCC_SYSCLK_Div256
                                                       ((uint32_t)0x000000E0)
00110 #define RCC SYSCLK Div512
                                                       ((uint32_t)0x000000F0)
00111 #define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
00112 ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
                                       ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || ((HCLK) == RCC_SYSCLK_Div256) ||
00113
00114
00115
                                       ((HCLK) == RCC_SYSCLK_Div512))
                                                       ((uint32_t)0x00000000)
00123 #define RCC_HCLK_Div1
00124 #define RCC_HCLK_Div2
00125 #define RCC_HCLK_Div4
                                                       ((uint32_t)0x00001000)
((uint32_t)0x00001400)
00126 #define RCC_HCLK_Div8
                                                       ((uint32_t)0x00001800)
00127 #define RCC_HCLK_Div16
                                                       ((uint32_t)0x00001C00)
00128 #define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) ||
                                       ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
((PCLK) == RCC_HCLK_Div16))
00129
00130
00138 #define RCC_IT_LSIRDY
                                                       ((uint8 t)0x01)
00139 #define RCC_IT_LSERDY
                                                       ((uint8_t)0x02)
00140 #define RCC_IT_HSIRDY
                                                       ((uint8_t)0x04)
00141 #define RCC_IT_HSERDY
                                                       ((uint8_t)0x08)
00142 #define RCC_IT_PLLRDY
                                                       ((uint8_t)0x10)
00143 #define RCC_IT_PLLI2SRDY
                                                       ((uint8_t)0x20)
00144 #define RCC_IT_CSS
00146 #define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) ||
                                       ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
00147
                                       ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS) || \
((IT) == RCC_IT_PLLI2SRDY))
00148
00149
00150 #define IS_RCC_CLEAR_IT(IT) ((((IT) & (uint8_t)0x40) == 0x00) && ((IT) != 0x00))
00158 #define RCC_LSE_OFF ((uint8_t)0x00)
00159 #define RCC_LSE_ON
                                                       ((uint8_t)0x01)
00160 #define RCC_LSE_Bypass
                                                       ((uint8_t)0x04)
00161 \#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
00162
                                    ((LSE) == RCC_LSE_Bypass))
                                                       ((uint32_t)0x00000100)
00170 #define RCC RTCCLKSource LSE
00171 #define RCC_RTCCLKSource_LSI
                                                       ((uint32_t)0x00000200)
00172 #define RCC_RTCCLKSource_HSE_Div2
                                                       ((uint32_t)0x00020300)
00173 #define RCC_RTCCLKSource_HSE_Div3
                                                       ((uint32_t)0x00030300)
00174 #define RCC_RTCCLKSource_HSE_Div4
                                                       ((uint32_t)0x00040300)
00175 #define RCC_RTCCLKSource_HSE_Div5
00176 #define RCC_RTCCLKSource_HSE_Div6
00177 #define RCC_RTCCLKSource_HSE_Div7
                                                       ((uint32_t)0x00050300)
                                                       ((uint32_t)0x00060300)
                                                       ((uint32_t)0x00070300)
00178 #define RCC_RTCCLKSource_HSE_Div8
                                                       ((uint32_t)0x00080300)
00179 #define RCC_RTCCLKSource_HSE_Div9
                                                       ((uint32_t)0x00090300)
00180 #define RCC_RTCCLKSource_HSE_Div10
                                                       ((uint32_t)0x000A0300)
00181 #define RCC_RTCCLKSource_HSE_Div11
00182 #define RCC_RTCCLKSource_HSE_Div12
                                                       ((uint32_t)0x000B0300)
                                                       ((uint32_t)0x000C0300)
00183 #define RCC_RTCCLKSource_HSE_Div13
00184 #define RCC_RTCCLKSource_HSE_Div14
                                                       ((uint32_t)0x000D0300)
                                                       ((uint32_t)0x000E0300)
00185 #define RCC_RTCCLKSource_HSE_Div15
                                                       ((uint32_t)0x000F0300)
00186 #define RCC_RTCCLKSource_HSE_Div16
                                                       ((uint32_t)0x00100300)
00187 #define RCC_RTCCLKSource_HSE_Div17
00188 #define RCC_RTCCLKSource_HSE_Div18
00189 #define RCC_RTCCLKSource_HSE_Div19
                                                       ((uint32_t)0x00110300)
                                                       ((uint32_t)0x00120300)
                                                       ((uint32 t) 0x00130300)
```

```
00190 #define RCC_RTCCLKSource_HSE_Div20
                                                       ((uint32_t)0x00140300)
                                                        ((uint32_t)0x00150300)
00191 #define RCC_RTCCLKSource_HSE_Div21
00192 #define RCC_RTCCLKSource_HSE_Div22
                                                        ((uint32_t)0x00160300)
00193 #define RCC_RTCCLKSource_HSE_Div23
                                                        ((uint32_t)0x00170300)
00194 #define RCC_RTCCLKSource_HSE_Div24
00195 #define RCC_RTCCLKSource_HSE_Div25
                                                        ((uint32_t)0x00180300)
                                                        ((uint32_t)0x00190300)
00196 #define RCC_RTCCLKSource_HSE_Div26
                                                        ((uint32_t)0x001A0300)
00197 #define RCC_RTCCLKSource_HSE_Div27
                                                        ((uint32_t)0x001B0300)
00198 #define RCC_RTCCLKSource_HSE_Div28
                                                        ((uint32_t)0x001C0300)
00199 #define RCC_RTCCLKSource_HSE_Div29
00200 #define RCC_RTCCLKSource_HSE_Div30
                                                        ((uint32_t)0x001D0300)
                                                       ((uint32_t)0x001E0300)
00201 #define RCC RTCCLKSource HSE Div31
                                                        ((uint32 t)0x001F0300)
00202 #define IS_RCC_RTCCLK_SOURCE(SOURCE)
                                                   (((SOURCE) == RCC_RTCCLKSource_LSE) ||
                                                     (SOURCE) == RCC_RTCCLKSource_LSI) ||
00203
00204
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div2)
00205
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div3) ||
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div4) ||
00206
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div5) ||
00207
00208
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div6) ||
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div7) ||
00209
00210
                                                     (SOURCE) == RCC_RTCCLKSource_HSE_Div8) ||
00211
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div9) ||
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div10) ||
00212
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div11) ||
00213
00214
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div12) ||
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div13)
00215
00216
                                                     (SOURCE) == RCC_RTCCLKSource_HSE_Div14)
00217
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div15)
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div16) ||
((SOURCE) == RCC_RTCCLKSource_HSE_Div17) ||
00218
00219
00220
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div18) ||
00221
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div19)
                                                     (SOURCE) == RCC_RTCCLKSource_HSE_Div20)
00222
00223
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div21)
00224
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div22)
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div23) ||
00225
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div24) ||
00226
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div25)
00228
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div26) ||
                                                     (SOURCE) == RCC_RTCCLKSource_HSE_Div27)
00229
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div28)
((SOURCE) == RCC_RTCCLKSource_HSE_Div29)
00230
00231
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div30) ||
00232
                                                    ((SOURCE) == RCC_RTCCLKSource_HSE_Div31))
00233
00241 #define RCC_I2S2CLKSource_PLLI2S
                                                            ((uint8_t)0x00)
00242 #define RCC_I2S2CLKSource_Ext
                                                            ((uint8_t)0x01)
00243
00244 #define IS_RCC_I2SCLK_SOURCE(SOURCE) (((SOURCE) == RCC_I2S2CLKSource_PLLI2S) || ((SOURCE) ==
      RCC_I2S2CLKSource_Ext))
00252 #define RCC_AHB1Periph_GPIOA
                                                       ((uint32 t)0x00000001)
00253 #define RCC_AHB1Periph_GPIOB
                                                       ((uint32_t)0x00000002)
00254 #define RCC_AHB1Periph_GPIOC
                                                        ((uint32_t)0x00000004)
00255 #define RCC_AHB1Periph_GPIOD
                                                       ((uint32_t)0x00000008)
00256 #define RCC_AHB1Periph_GPIOE 00257 #define RCC_AHB1Periph_GPIOF
                                                       ((uint32_t)0x0000010)
                                                       ((uint32_t)0x00000020)
00258 #define RCC_AHB1Periph_GPIOG
                                                       ((uint32_t)0x00000040)
00259 #define RCC_AHB1Periph_GPIOH
                                                       ((uint32_t)0x00000080)
00260 #define RCC_AHB1Periph_GPIOI
                                                       ((uint32_t)0x00000100)
00261 #define RCC_AHB1Periph_CRC
                                                        ((uint32_t)0x00001000)
00262 #define RCC_AHB1Periph_FLITF
00263 #define RCC_AHB1Periph_SRAM1
00264 #define RCC_AHB1Periph_SRAM2
                                                       ((uint32_t)0x00008000)
                                                       ((uint32_t)0x00010000)
                                                       ((uint32_t)0x00020000)
00265 #define RCC_AHB1Periph_BKPSRAM
                                                       ((uint32_t)0x00040000)
00266 #define RCC_AHB1Periph_CCMDATARAMEN
                                                        ((uint32_t)0x00100000)
00267 #define RCC_AHB1Periph_DMA1
                                                        ((uint32_t)0x00200000)
00268 #define RCC_AHB1Periph_DMA2
                                                        ((uint32_t)0x00400000)
00269 #define RCC_AHB1Periph_ETH_MAC
00270 #define RCC_AHB1Periph_ETH_MAC_Tx
                                                       ((uint32_t)0x02000000)
                                                       ((uint32_t)0x04000000)
00271 #define RCC_AHB1Periph_ETH_MAC_Rx
                                                       ((uint32_t)0x08000000)
00272 #define RCC_AHB1Periph_ETH_MAC_PTP
                                                       ((uint32_t)0x10000000)
00273 #define RCC_AHB1Periph_OTG_HS
                                                        ((uint32_t)0x20000000)
00274 #define RCC_AHB1Periph_OTG_HS_ULPI
                                                        ((uint32_t)0x40000000)
00275 #define IS_RCC_AHB1_CLOCK_PERIPH(PERIPH) ((((PERIPH) & 0x818BEE00) == 0x00) && ((PERIPH) != 0x00))
00276 #define IS_RCC_AHB1_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xDD9FEE00) == 0x00) && ((PERIPH) != 0x00))
00277 #define IS_RCC_AHB1_LPMODE_PERIPH(PERIPH) ((((PERIPH) & 0x81986E00) == 0x00) && ((PERIPH) != 0x00))
00285 #define RCC_AHB2Periph_DCMI
                                                        ((uint32_t)0x00000001)
00286 #define RCC_AHB2Periph_CRYP
                                                        ((uint32_t)0x00000010)
00287 #define RCC_AHB2Periph_HASH
                                                        ((uint32_t)0x00000020)
00288 #define RCC_AHB2Periph_RNG
00289 #define RCC_AHB2Periph_OTG_FS
                                                        ((uint32_t)0x00000040)
                                                        ((uint32_t)0x00000080)
00290 #define IS_RCC_AHB2_PERIPH(PERIPH) ((((PERIPH) & OXFFFFFF0E) == 0x00) && ((PERIPH) != 0x00))
00298 #define RCC_AHB3Periph_FSMC
                                                         ((uint32_t)0x00000001)
00299 #define IS_RCC_AHB3_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFFFE) == 0x00) && ((PERIPH) != 0x00))
00307 #define RCC_APB1Periph_TIM2
                                                       ((uint32_t)0x0000001)
00308 #define RCC_APBlPeriph_TIM3
00309 #define RCC_APBlPeriph_TIM4
00310 #define RCC_APBlPeriph_TIM5
                                                       ((uint32_t)0x00000002)
                                                       ((uint32_t)0x00000004)
((uint32_t)0x00000008)
```

6.26 stm32f4xx rcc.h 405

```
00311 #define RCC_APB1Periph_TIM6
                                                       ((uint32_t)0x00000010)
00312 #define RCC_APB1Periph_TIM7
                                                       ((uint32_t)0x00000020)
00313 #define RCC_APB1Periph_TIM12
                                                       ((uint32_t)0x00000040)
00314 #define RCC_APB1Periph_TIM13
                                                       ((uint32_t)0x00000080)
00315 #define RCC_APB1Periph_TIM14
00316 #define RCC_APB1Periph_WWDG
                                                       ((uint32_t)0x00000100)
                                                       ((uint32_t)0x00000800)
00317 #define RCC_APB1Periph_SPI2
                                                       ((uint32_t)0x00004000)
00318 #define RCC_APB1Periph_SPI3
                                                       ((uint32_t)0x00008000)
00319 #define RCC_APB1Periph_USART2
                                                       ((uint32_t)0x00020000)
00320 #define RCC_APB1Periph_USART3
                                                       ((uint32_t)0x00040000)
00321 #define RCC_APB1Periph_UART4
                                                      ((uint32_t)0x00080000)
00322 #define RCC_APB1Periph_UART5
                                                       ((uint32_t)0x00100000)
00323 #define RCC_APB1Periph_I2C1
                                                       ((uint32_t)0x00200000)
00324 #define RCC_APB1Periph_I2C2
                                                       ((uint32_t)0x00400000)
00325 #define RCC_APB1Periph_I2C3
                                                       ((uint32_t)0x00800000)
00326 #define RCC_APB1Periph_CAN1
                                                       ((uint32_t)0x02000000)
00327 #define RCC_APB1Periph_CAN2
00328 #define RCC_APB1Periph_PWR
                                                       ((uint32_t)0x04000000)
                                                       ((uint32_t)0x10000000)
00329 #define RCC_APB1Periph_DAC
                                                       ((uint32_t)0x20000000)
00330 #define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0xC9013600) == 0x00) && ((PERIPH) != 0x00))
00338 #define RCC_APB2Periph_TIM1
                                                     ((uint32_t)0x00000001)
00339 #define RCC_APB2Periph_TIM8
                                                       ((uint32_t)0x00000002)
00340 #define RCC_APB2Periph_USART1
00341 #define RCC_APB2Periph_USART6
00342 #define RCC_APB2Periph_ADC
                                                       ((uint32_t)0x00000010)
                                                      ((uint32_t)0x00000020)
                                                      ((uint32_t)0x00000100)
00343 #define RCC_APB2Periph_ADC1
                                                       ((uint32_t)0x00000100)
00344 #define RCC_APB2Periph_ADC2
                                                       ((uint32_t)0x00000200)
00345 #define RCC_APB2Periph_ADC3
                                                      ((uint32_t)0x00000400)
00346 #define RCC_APB2Periph_SDIO 00347 #define RCC_APB2Periph_SPI1
                                                      ((uint32_t)0x00000800)
                                                      ((uint32_t)0x00001000)
00348 #define RCC_APB2Periph_SYSCFG
                                                      ((uint32_t)0x00004000)
00349 #define RCC_APB2Periph_TIM9
                                                       ((uint32_t)0x00010000)
00350 #define RCC_APB2Periph_TIM10
                                                       ((uint32_t)0x00020000)
00351 #define RCC_APB2Periph_TIM11
                                                       ((uint32_t)0x00040000)
00352 #define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A0CC) == 0x00) && ((PERIPH) != 0x00))
00353 #define IS_RCC_APB2_RESET_PERIPH(PERIPH) ((((PERIPH) & 0xFFF8A6CC) == 0x00) && ((PERIPH) != 0x00))
00361 #define RCC_MCOlSource_HSI ((uint32_t)0x00000000)
00362 #define RCC_MCO1Source_LSE
                                                       ((uint32_t)0x00200000)
00363 #define RCC_MCO1Source_HSE
                                                       ((uint32_t)0x00400000)
00364 #define RCC_MCO1Source_PLLCLK
                                                       ((uint32_t)0x00600000)
00365 #define RCC_MCO1Div_1
00366 #define RCC_MCO1Div_2
                                                       ((uint32_t)0x00000000)
                                                       ((uint32_t)0x04000000)
00367 #define RCC_MCO1Div_3
                                                       ((uint32_t)0x05000000)
00368 #define RCC_MCOlDiv_4
                                                       ((uint32_t)0x06000000)
00369 #define RCC_MCO1Div_5
                                                       ((uint32_t)0x07000000)
00370 #define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1Source_HSI) || ((SOURCE) ==
      RCC_MCO1Source_LSE) || \
                                               ((SOURCE) == RCC_MCO1Source_HSE) || ((SOURCE) ==
00371
      RCC MCO1Source PLLCLK))
00372
00373 #define IS_RCC_MCO1DIV(DIV) (((DIV) == RCC_MCO1Div_1) || ((DIV) == RCC_MCO1Div_2) ||
                                        ((DIV) == RCC_MCO1Div_3) || ((DIV) == RCC_MCO1Div_4) || \
00374
00375
                                         ((DIV) == RCC_MCO1Div_5))
00383 #define RCC_MCO2Source_SYSCLK
00384 #define RCC_MCO2Source_PLLI2SCLK
00385 #define RCC_MCO2Source_HSE
                                                       ((uint32_t)0x00000000)
                                                      ((uint32_t)0x40000000)
                                                      ((uint32_t)0x80000000)
00386 #define RCC_MCO2Source_PLLCLK
                                                       ((uint32_t)0xC0000000)
00387 #define RCC_MCO2Div_1
                                                       ((uint32_t)0x00000000)
00388 #define RCC_MCO2Div_2
                                                       ((uint32_t)0x20000000)
00389 #define RCC_MCO2Div_3
00390 #define RCC_MCO2Div_4
                                                       ((uint32_t)0x28000000)
                                                       ((uint32_t)0x30000000)
00391 #define RCC MCO2Div 5
                                                       ((uint32_t)0x38000000)
00392 #define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2Source_SYSCLK) || ((SOURCE) ==
      RCC_MCO2Source_PLLI2SCLK) | | \
00393
                                               ((SOURCE) == RCC_MCO2Source_HSE) || ((SOURCE) ==
      RCC_MCO2Source_PLLCLK))
00394
00395 #define IS_RCC_MCO2DIV(DIV) (((DIV) == RCC_MCO2Div_1) || ((DIV) == RCC_MCO2Div_2) ||
                                         ((DIV) == RCC_MCO2Div_3) || ((DIV) == RCC_MCO2Div_4) || \
00396
                                         ((DIV) == RCC_MCO2Div_5))
00405 #define RCC_FLAG_HSIRDY
                                                       ((uint8_t)0x21)
00406 #define RCC_FLAG_HSERDY
                                                       ((uint8_t)0x31)
00407 #define RCC_FLAG_PLLRDY
00408 #define RCC_FLAG_PLLI2SRDY
                                                       ((uint8_t)0x39)
                                                       ((uint8_t)0x3B)
00409 #define RCC_FLAG_LSERDY
                                                       ((uint8 t)0x41)
00410 #define RCC_FLAG_LSIRDY
                                                       ((uint8_t)0x61)
00411 #define RCC_FLAG_BORRST
                                                       ((uint8_t)0x79)
00412 #define RCC_FLAG_PINRST
                                                       ((uint8_t)0x7A)
00413 #define RCC_FLAG_PORRST 00414 #define RCC_FLAG_SFTRST
                                                       ((uint8_t)0x7B)
                                                       ((uint8 t)0x7C)
00415 #define RCC_FLAG_IWDGRST
                                                       ((uint8_t)0x7D)
00416 #define RCC_FLAG_WWDGRST
                                                       ((uint8_t)0x7E)
00417 #define RCC_FLAG_LPWRRST
                                                       ((uint8_t)0x7F)
00418 #define IS_RCC_FLAG(FLAG)
                                     (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) ||
                                      ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_BORRST) || \
((FLAG) == RCC_FLAG_PINRST) || ((FLAG) == RCC_FLAG_PORRST) || \
00419
00420
00421
```

```
00422
                                 ((FLAG) == RCC_FLAG_SFTRST) || ((FLAG) == RCC_FLAG_IWDGRST)||
                                 ((FLAG) == RCC_FLAG_WWDGRST)|| ((FLAG) == RCC_FLAG_LPWRRST)|| \((FLAG) == RCC_FLAG_PLL12SRDY))
00423
00424
00425 #define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
00434 /* Exported macro -----
00435 /* Exported functions -----*/
00437 /* Function used to set the RCC clock configuration to the default reset state */
00438 void RCC_DeInit(void);
00439
00440 /* Internal/external clocks, PLL, CSS and MCO configuration functions *********
00441 void RCC_HSEConfig(uint8_t RCC_HSE);
00442 ErrorStatus RCC_WaitForHSEStartUp(void);
00443 void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue);
00444 void RCC_HSICmd(FunctionalState NewState);
00445 void RCC_LSEConfig(uint8_t RCC_LSE);
00446 void RCC LSICmd(FunctionalState NewState);
00447
00448 void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLM, uint32_t PLLP, uint32_t
     PLLQ);
00449 void RCC_PLLCmd(FunctionalState NewState);
00450 void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR);
00451 void RCC_PLLI2SCmd(FunctionalState NewState);
00452
00453 void RCC_ClockSecuritySystemCmd(FunctionalState NewState);
00454 void RCC_MC01Config(uint32_t RCC_MC01Source, uint32_t RCC_MC01Div);
00455 void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div);
00456
00457 /* System, AHB and APB busses clocks configuration functions ********************************
00458 void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource);
00459 uint8_t RCC_GetSYSCLKSource(void);
00460 void RCC_HCLKConfig(uint32_t RCC_SYSCLK);
00461 void RCC_PCLK1Config(uint32_t RCC_HCLK);
00462 void RCC_PCLK2Config(uint32_t RCC_HCLK);
00463 void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
00464
00465 /* Peripheral clocks configuration functions ******************************
00466 void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource);
00467 void RCC_RTCCLKCmd(FunctionalState NewState);
00468 void RCC_BackupResetCmd(FunctionalState NewState);
00469 void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource);
00470
00471 void RCC_AHB1PeriphClockCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState);
00472 void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState);
00473 void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState);
00474 void RCC_APB1PeriphClockCmd (uint32_t RCC_APB1Periph, FunctionalState NewState);
00475 void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
00476
00477 void RCC AHB1PeriphResetCmd(uint32 t RCC AHB1Periph, FunctionalState NewState);
00478 void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState);
00479 void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState);
00480 void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
00481 void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
00482
00483 void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState);
00484 void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState);
00485 void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState);
00486 void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);
00487 void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);
00488
00489 /* Interrupts and flags management functions *****************************
00490 void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState);
00491 FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG);
00492 void RCC_ClearFlag(void);
00493 ITStatus RCC_GetITStatus(uint8_t RCC_IT);
00494 void RCC_ClearITPendingBit(uint8_t RCC_IT);
00495
00496 #ifdef __cplusplus
00497 }
00498 #endif
00499
00500 #endif /* ___STM32F4xx_RCC_H */
00501
00510 /****************** (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

6.27 drivers/stm32f4xx_usart.c File Reference

This file provides firmware functions to manage the following functionalities of the Universal synchronous asynchronous receiver transmitter (USART):

```
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_usart.h"
```

Macros

- #define CR1_CLEAR_MASK
- #define CR2 CLOCK CLEAR MASK
- #define CR3_CLEAR_MASK ((uint16_t)(USART_CR3_RTSE | USART_CR3_CTSE))
- #define IT MASK ((uint16 t)0x001F)

Functions

void USART_DeInit (USART_TypeDef *USARTx)

Deinitializes the USARTx peripheral registers to their default reset values.

• void USART_Init (USART_TypeDef *USARTx, USART_InitTypeDef *USART_InitStruct)

Initializes the USARTx peripheral according to the specified parameters in the USART_InitStruct .

void USART_StructInit (USART_InitTypeDef *USART_InitStruct)

Fills each USART_InitStruct member with its default value.

void USART_ClockInit (USART_TypeDef *USARTx, USART_ClockInitTypeDef *USART_ClockInitStruct)

Initializes the USARTx peripheral Clock according to the specified parameters in the USART_ClockInitStruct.

void USART_ClockStructInit (USART_ClockInitTypeDef *USART_ClockInitStruct)

Fills each USART_ClockInitStruct member with its default value.

void <u>USART_Cmd</u> (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the specified USART peripheral.

void USART_SetPrescaler (USART_TypeDef *USARTx, uint8_t USART_Prescaler)

Sets the system clock prescaler.

void USART_OverSampling8Cmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's 8x oversampling mode.

• void USART_OneBitMethodCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's one bit sampling method.

void USART_SendData (USART_TypeDef *USARTx, uint16_t Data)

Transmits single data through the USARTx peripheral.

uint16_t USART_ReceiveData (USART_TypeDef *USARTx)

Returns the most recent received data by the USARTx peripheral.

void USART_SetAddress (USART_TypeDef *USARTx, uint8_t USART_Address)

Sets the address of the USART node.

void USART_ReceiverWakeUpCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Determines if the USART is in mute mode or not.

void USART_WakeUpConfig (USART_TypeDef *USARTx, uint16_t USART_WakeUp)

Selects the USART WakeUp method.

void USART_LINBreakDetectLengthConfig (USART_TypeDef *USARTx, uint16_t USART_LINBreak
 — DetectLength)

Sets the USART LIN Break detection length.

• void USART_LINCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's LIN mode.

void USART_SendBreak (USART_TypeDef *USARTx)

Transmits break characters.

• void USART HalfDuplexCmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's Half Duplex communication.

void USART_SetGuardTime (USART_TypeDef *USARTx, uint8_t USART_GuardTime)

Sets the specified USART guard time.

void USART SmartCardCmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's Smart Card mode.

void USART_SmartCardNACKCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables NACK transmission.

• void USART IrDAConfig (USART TypeDef *USARTx, uint16 t USART IrDAMode)

Configures the USART's IrDA interface.

void <u>USART_IrDACmd</u> (<u>USART_TypeDef</u> *USARTx, FunctionalState NewState)

Enables or disables the USART's IrDA interface.

- void USART_DMACmd (USART_TypeDef *USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
 Enables or disables the USART's DMA interface.
- void USART_ITConfig (USART_TypeDef *USARTx, uint16_t USART_IT, FunctionalState NewState)

Enables or disables the specified USART interrupts.

FlagStatus USART GetFlagStatus (USART TypeDef *USARTx, uint16 t USART FLAG)

Checks whether the specified USART flag is set or not.

void USART_ClearFlag (USART_TypeDef *USARTx, uint16_t USART_FLAG)

Clears the USARTx's pending flags.

• ITStatus USART_GetITStatus (USART_TypeDef *USARTx, uint16_t USART_IT)

Checks whether the specified USART interrupt has occurred or not.

void USART_ClearITPendingBit (USART_TypeDef *USARTx, uint16_t USART_IT)

Clears the USARTx's interrupt pending bits.

6.27.1 Detailed Description

This file provides firmware functions to manage the following functionalities of the Universal synchronous asynchronous receiver transmitter (USART):

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

- · Initialization and Configuration
- Data transfers
- · Multi-Processor Communication
- · LIN mode
- · Half-duplex mode
- · Smartcard mode
- · IrDA mode
- · DMA transfers management
- · Interrupts and flags management

```
How to use this driver

The to use this driver the to use the
```

```
3. Peripheral's alternate function:
       - Connect the pin to the desired peripherals' Alternate
        Function (AF) using GPIO_PinAFConfig() function
       - Configure the desired pin in alternate function by:
        GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
       - Select the type, pull-up/pull-down and output speed via
        GPIO_PuPd, GPIO_OType and GPIO_Speed members
       - Call GPIO_Init() function
4. Program the Baud Rate, Word Length , Stop Bit, Parity, Hardware
   flow control and Mode (Receiver/Transmitter) using the USART_Init()
   function.
5. For synchronous mode, enable the clock and program the polarity,
   phase and last bit using the USART_ClockInit() function.
5. Enable the NVIC and the corresponding interrupt using the function
   USART_ITConfig() if you need to use interrupt mode.
6. When using the DMA mode
         - Configure the DMA using DMA_Init() function
         - Active the needed channel Request using USART_DMACmd() function
7. Enable the USART using the USART_Cmd() function.
8. Enable the DMA using the DMA_Cmd() function, when using DMA mode.
Refer to Multi-Processor, LIN, half-duplex, Smartcard, IrDA sub-sections
for more details
In order to reach higher communication baudrates, it is possible to
enable the oversampling by 8 mode using the function USART_OverSampling8Cmd().
This function should be called after enabling the USART clock (RCC_APBxPeriphClockCmd())
and before calling the function USART_Init().
```

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.28 drivers/stm32f4xx_usart.h File Reference

This file contains all the functions prototypes for the USART firmware library. #include "stm32f4xx.h"

Data Structures

- struct USART_InitTypeDef

 USART Init Structure definition
- struct USART_ClockInitTypeDef
 USART Clock Init Structure definition

Macros

- #define IS USART ALL PERIPH(PERIPH)
- #define IS USART 1236 PERIPH(PERIPH)
- #define USART_WordLength_8b ((uint16_t)0x0000)
- #define USART_WordLength_9b ((uint16_t)0x1000)
- #define IS USART WORD LENGTH(LENGTH)
- #define USART StopBits 1 ((uint16 t)0x0000)
- #define USART StopBits 0 5 ((uint16 t)0x1000)
- #define USART_StopBits_2 ((uint16_t)0x2000)
- #define USART_StopBits_1_5 ((uint16_t)0x3000)
- #define IS USART STOPBITS(STOPBITS)
- #define USART_Parity_No ((uint16_t)0x0000)
- #define USART Parity Even ((uint16 t)0x0400)
- #define USART Parity Odd ((uint16 t)0x0600)
- #define IS_USART_PARITY(PARITY)
- #define USART Mode Rx ((uint16 t)0x0004)
- #define USART Mode Tx ((uint16 t)0x0008)
- #define IS USART MODE(MODE) ((((MODE) & (uint16 t)0xFFF3) == 0x00) && ((MODE) != (uint16 t)0x00))
- #define USART_HardwareFlowControl_None ((uint16_t)0x0000)
- #define USART_HardwareFlowControl_RTS ((uint16_t)0x0100)
- #define USART HardwareFlowControl CTS ((uint16 t)0x0200)
- #define USART HardwareFlowControl RTS CTS ((uint16 t)0x0300)
- #define IS USART HARDWARE FLOW CONTROL(CONTROL)
- #define USART Clock Disable ((uint16 t)0x0000)
- #define USART Clock Enable ((uint16 t)0x0800)
- #define IS USART CLOCK(CLOCK)
- #define USART_CPOL_Low ((uint16_t)0x0000)
- #define USART_CPOL_High ((uint16_t)0x0400)
- #define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))
- #define USART_CPHA_1Edge ((uint16_t)0x0000)
- #define USART_CPHA_2Edge ((uint16_t)0x0200)
- #define IS USART CPHA(CPHA) (((CPHA) == USART CPHA 1Edge) || ((CPHA) == USART CPHA 2Edge))
- #define USART LastBit Disable ((uint16 t)0x0000)
- #define USART_LastBit Enable ((uint16 t)0x0100)
- #define IS USART LASTBIT(LASTBIT)
- #define USART_IT_PE ((uint16_t)0x0028)
- #define USART_IT_TXE ((uint16_t)0x0727)
- #define USART_IT_TC ((uint16_t)0x0626)
- #define USART IT RXNE ((uint16 t)0x0525)
- #define USART IT ORE RX ((uint16 t)0x0325) /* In case interrupt is generated if the RXNEIE bit is set */
- #define USART_IT_IDLE ((uint16_t)0x0424)
- #define USART_IT_LBD ((uint16_t)0x0846)
- #define USART_IT_CTS ((uint16_t)0x096A)
- #define USART IT ERR ((uint16 t)0x0060)
- #define USART_IT_ORE_ER ((uint16_t)0x0360) /* In case interrupt is generated if the EIE bit is set */
- #define USART IT NE ((uint16 t)0x0260)
- #define USART IT FE ((uint16 t)0x0160)
- #define USART IT ORE USART IT ORE ER
- #define IS_USART_CONFIG_IT(IT)
- #define IS USART GET IT(IT)
- #define IS USART CLEAR IT(IT)
- #define USART DMAReg Tx ((uint16 t)0x0080)
- #define USART_DMAReq_Rx ((uint16_t)0x0040)

- #define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) != (uint16_t)0x00))
- #define USART_WakeUp_IdleLine ((uint16_t)0x0000)
- #define USART_WakeUp_AddressMark ((uint16_t)0x0800)
- #define IS USART WAKEUP(WAKEUP)
- #define USART_LINBreakDetectLength_10b ((uint16_t)0x0000)
- #define USART_LINBreakDetectLength 11b ((uint16 t)0x0020)
- #define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH)
- #define USART_IrDAMode_LowPower ((uint16_t)0x0004)
- #define USART IrDAMode Normal ((uint16 t)0x0000)
- #define IS_USART_IRDA_MODE(MODE)
- #define USART FLAG CTS ((uint16 t)0x0200)
- #define USART_FLAG_LBD ((uint16_t)0x0100)
- #define USART_FLAG_TXE ((uint16_t)0x0080)
- #define USART FLAG TC ((uint16 t)0x0040)
- #define USART FLAG RXNE ((uint16 t)0x0020)
- #define USART FLAG IDLE ((uint16 t)0x0010)
- #define USART_FLAG_ORE ((uint16_t)0x0008)
- #define USART_FLAG_NE ((uint16_t)0x0004)
- #define USART FLAG FE ((uint16 t)0x0002)
- #define USART FLAG PE ((uint16 t)0x0001)
- #define IS USART FLAG(FLAG)
- #define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) != (uint16 ←
 _t)0x00))
- #define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 7500001))
- #define IS_USART_ADDRESS(ADDRESS) ((ADDRESS) <= 0xF)
- #define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)

Functions

void USART_DeInit (USART_TypeDef *USARTx)

Deinitializes the USARTx peripheral registers to their default reset values.

• void USART_Init (USART_TypeDef *USARTx, USART_InitTypeDef *USART_InitStruct)

Initializes the USARTx peripheral according to the specified parameters in the USART_InitStruct .

void USART_StructInit (USART_InitTypeDef *USART_InitStruct)

Fills each USART_InitStruct member with its default value.

void USART_ClockInit (USART_TypeDef *USARTx, USART_ClockInitTypeDef *USART_ClockInitStruct)

Initializes the USARTx peripheral Clock according to the specified parameters in the USART_ClockInitStruct .

• void USART_ClockStructInit (USART_ClockInitTypeDef *USART_ClockInitStruct)

Fills each USART_ClockInitStruct member with its default value.

void <u>USART_Cmd</u> (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the specified USART peripheral.

void USART_SetPrescaler (USART_TypeDef *USARTx, uint8_t USART_Prescaler)

Sets the system clock prescaler.

void USART_OverSampling8Cmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's 8x oversampling mode.

void USART OneBitMethodCmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's one bit sampling method.

void USART_SendData (USART_TypeDef *USARTx, uint16_t Data)

Transmits single data through the USARTx peripheral.

uint16_t USART_ReceiveData (USART_TypeDef *USARTx)

Returns the most recent received data by the USARTx peripheral.

void USART_SetAddress (USART_TypeDef *USARTx, uint8_t USART_Address)

Sets the address of the USART node.

void USART_WakeUpConfig (USART_TypeDef *USARTx, uint16_t USART_WakeUp)

Selects the USART WakeUp method.

void USART_ReceiverWakeUpCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Determines if the USART is in mute mode or not.

void USART_LINBreakDetectLengthConfig (USART_TypeDef *USARTx, uint16_t USART_LINBreak
 — DetectLength)

Sets the USART LIN Break detection length.

• void USART_LINCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's LIN mode.

void USART SendBreak (USART TypeDef *USARTx)

Transmits break characters.

void USART_HalfDuplexCmd (USART_TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's Half Duplex communication.

void USART SmartCardCmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's Smart Card mode.

void USART SmartCardNACKCmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables NACK transmission.

• void USART SetGuardTime (USART TypeDef *USARTx, uint8 t USART GuardTime)

Sets the specified USART guard time.

void USART_IrDAConfig (USART_TypeDef *USARTx, uint16_t USART_IrDAMode)

Configures the USART's IrDA interface.

void USART IrDACmd (USART TypeDef *USARTx, FunctionalState NewState)

Enables or disables the USART's IrDA interface.

• void USART_DMACmd (USART_TypeDef *USARTx, uint16_t USART_DMAReq, FunctionalState NewState)

void USART ITConfig (USART TypeDef *USARTx, uint16 t USART IT, FunctionalState NewState)

Enables or disables the USART's DMA interface.

Enables or disables the specified USART interrupts.

• FlagStatus USART_GetFlagStatus (USART_TypeDef *USARTx, uint16_t USART_FLAG)

Checks whether the specified USART flag is set or not.

• void USART_ClearFlag (USART_TypeDef *USARTx, uint16_t USART_FLAG)

Clears the USARTx's pending flags.

• ITStatus USART GetITStatus (USART TypeDef *USARTx, uint16 t USART IT)

Checks whether the specified USART interrupt has occurred or not.

void USART_ClearITPendingBit (USART_TypeDef *USARTx, uint16_t USART_IT)

Clears the USARTx's interrupt pending bits.

6.28.1 Detailed Description

This file contains all the functions prototypes for the USART firmware library.

Author

MCD Application Team

Version

V1.0.0

Date

30-September-2011

6.29 stm32f4xx_usart.h 413

Attention

THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

© COPYRIGHT 2011 STMicroelectronics

6.29 stm32f4xx_usart.h

Go to the documentation of this file.

```
00001
00023 /* Define to prevent recursive inclusion -----
00024 #ifndef __STM32F4xx_USART_H
00025 #define STM32F4xx USART H
00026
00027 #ifdef __cplusplus
00028 extern "C" {
00029 #endif
00030
00031 /* Includes --
00032 #include "stm32f4xx.h"
00042 /* Exported types -----
00043
00048 typedef struct
00049 {
00050
        uint32_t USART_BaudRate;
      uint16_t USART_WordLength;
00059
        uint16_t USART_StopBits;
00062
       uint16_t USART_Parity;
00069
        uint16_t USART_Mode;
        uint16_t USART_HardwareFlowControl;
00072
00075 } USART_InitTypeDef;
00081 typedef struct
00082 {
00083
       uint16_t USART_Clock;
uint16_t USART_CPOL;
00084
00087
00090 uint16_t USART_CPHA;
00093 uint16 + USART_CPHA;
        uint16_t USART_LastBit;
00096 } USART_ClockInitTypeDef;
00097
00098 /* Exported constants -----
00099
00104 #define IS_USART_ALL_PERIPH(PERIPH) (((PERIPH) == USART1) ||
                                               ((PERIPH) == USART2) ||
                                               ((PERIPH) == USART3) ||
00106
                                               ((PERIPH) == UART4) ||
00107
00108
                                               ((PERIPH) == UART5)
                                               ((PERIPH) == USART6))
00109
00110
00111 #define IS_USART_1236_PERIPH(PERIPH) (((PERIPH) == USART1) ||
00112
                                                ((PERIPH) == USART2) || \
                                                ((PERIPH) == USART3) || \
00113
00114
                                                ((PERIPH) == USART6))
00115
00120 #define USART_WordLength_8b
                                                       ((uint16 t)0x0000)
00121 #define USART_WordLength_9b
                                                       ((uint16_t)0x1000)
00123 #define IS_USART_WORD_LENGTH(LENGTH) (((LENGTH) == USART_WOrdLength_8b) || \
                                                ((LENGTH) == USART_WordLength_9b))
00124
                                                       ((uint16_t)0x0000)
((uint16_t)0x1000)
((uint16_t)0x2000)
00133 #define USART_StopBits_1
00133 #define USART_StopBits_1
00134 #define USART_StopBits_0_5
00135 #define USART_StopBits_2
00136 #define USART_StopBits_1_5
                                                       ((uint16_t)0x3000)
00137 #define IS_USART_STOPBITS(STOPBITS) (((STOPBITS) == USART_StopBits_1) || '
                                               ((STOPBITS) == USART_StopBits_0_5) || \
00138
                                               ((STOPBITS) == USART_StopBits_2) ||
((STOPBITS) == USART_StopBits_1_5))
00139
00140
00149 #define USART_Parity_No
                                                       ((uint16_t)0x0000)
00150 #define USART_Parity_Even
                                                        ((uint16_t)0x0400)
```

```
00151 #define USART_Parity_Odd
                                                    ((uint16_t)0x0600)
00152 #define IS_USART_PARITY(PARITY) (((PARITY) == USART_Parity_No) || '
00153
                                        ((PARITY) == USART_Parity_Even) || \
                                       ((PARITY) == USART_Parity_Odd))
00154
00163 #define USART_Mode_Rx
                                                   ((uint16_t)0x0004)
00164 #define USART_Mode_Tx
                                                    ((uint16 t)0x0008)
00165 #define IS_USART_MODE(MODE) ((((MODE) & (uint16_t)0xFFF3) == 0x00) && ((MODE) != (uint16_t)0x00))
                                              ((uint16_t)0x0000)
00173 #define USART_HardwareFlowControl_None
00174 #define USART_HardwareFlowControl_RTS
                                                    ((uint16_t)0x0100)
00175 #define USART_HardwareFlowControl_CTS
                                                    ((uint16_t)0x0200)
00176 #define USART_HardwareFlowControl_RTS_CTS
                                                    ((uint16_t)0x0300)
00177 #define IS_USART_HARDWARE_FLOW_CONTROL(CONTROL)
                                    (((CONTROL) == USART_HardwareFlowControl_None) || \
00179
                                     ((CONTROL) == USART_HardwareFlowControl_RTS) || \
00180
                                      ((CONTROL) == USART_HardwareFlowControl_CTS) || \
00181
                                      ((CONTROL) == USART_HardwareFlowControl_RTS_CTS))
((CLOCK) == USART_Clock_Enable))
00201 #define USART_CPOL_Low
                                                    ((uint16_t)0x0000)
00202 #define USART_CPOL_High
                                                    ((uint16_t)0x0400)
00203 #define IS_USART_CPOL(CPOL) (((CPOL) == USART_CPOL_Low) || ((CPOL) == USART_CPOL_High))
00204
00213 #define USART_CPHA_1Edge
                                                    ((uint16_t)0x0000)
                                                    ((uint16_t)0x0200)
00214 #define USART_CPHA_2Edge
00215 #define IS_USART_CPHA(CPHA) (((CPHA) == USART_CPHA_1Edge) || ((CPHA) == USART_CPHA_2Edge))
00216
00225 #define USART_LastBit_Disable
                                                    ((uint16_t)0x0000)
00226 #define USART LastBit Enable
                                                    ((uint16_t)0x0100)
00227 #define IS_USART_LASTBIT(LASTBIT) (((LASTBIT) == USART_LastBit_Disable) || \
                                         ((LASTBIT) == USART_LastBit_Enable))
00237 #define USART_IT_PE
                                                    ((uint16_t)0x0028)
00238 #define USART_IT_TXE
                                                    ((uint16_t)0x0727)
00239 #define USART_IT_TC
                                                    ((uint16_t)0x0626)
00240 #define USART_IT_RXNE
                                                    ((uint16_t)0x0525)
00241 #define USART_IT_ORE_RX
                                                    ((uint16 t) 0x0325) /* In case interrupt is generated if
     the RXNEIE bit is set */
00242 #define USART_IT_IDLE
                                                    ((uint16_t)0x0424)
00243 #define USART_IT_LBD
                                                    ((uint16_t)0x0846)
00244 #define USART_IT_CTS
                                                    ((uint16_t)0x096A)
00245 #define USART_IT_ERR
                                                    ((uint16_t)0x0060)
00246 #define USART IT ORE ER
                                                    ((uint16 t)0x0360) /* In case interrupt is generated if
      the EIE bit is set */
00247 #define USART_IT_NE
                                                    ((uint16_t)0x0260)
00248 #define USART_IT_FE
                                                    ((uint16_t)0x0160)
00249
00253 #define USART IT ORE
                                                     USART_IT_ORE_ER
00262 #define IS_USART_GET_IT(IT) (((IT) == USART_IT_PE) || ((IT) == USART_IT_TXE) ||
                                    ((IT) == USARI_II_EE) || ((II) == USARI_II_IAE) || \
((IT) == USART_IT_TC) || ((IT) == USART_IT_RXNE) || \
((IT) == USART_IT_IDLE) || ((IT) == USART_IT_LBD) || \
((IT) == USART_IT_CTS) || ((IT) == USART_IT_ORE) || \
((IT) == USART_IT_ORE_RX) || ((IT) == USART_IT_ORE_ER) || \
00263
00264
00265
((IT) == USART_IT_LBD) || ((IT) == USART_IT_CTS))
00269
                                                    ((uint16_t)0x0080)
00278 #define USART_DMAReq_Tx
00279 #define USART DMAReg Rx
                                                    ((uint16_t)0x0040)
00280 #define IS_USART_DMAREQ(DMAREQ) ((((DMAREQ) & (uint16_t)0xFF3F) == 0x00) && ((DMAREQ) !=
      (uint16 t)0x00))
00281
00290 #define USART_WakeUp_IdleLine
                                                    ((uint16_t)0x0000)
00291 #define USART_WakeUp_AddressMark ((uint16_t)0x0800)
00292 #define IS_USART_WAKEUP(WAKEUP) (((WAKEUP) == USART_WakeUp_IdleLine) || \
                                       ((WAKEUP) == USART_WakeUp_AddressMark))
00302 #define USART_LINBreakDetectLength_10b
                                                  ((uint16_t)0x0000)
00303 #define USART_LINBreakDetectLength_11b
                                                   ((uint16_t)0x0020)
00304 #define IS_USART_LIN_BREAK_DETECT_LENGTH(LENGTH) \
00305
                                     (((LENGTH) == USART_LINBreakDetectLength_10b) || \
                                      ((LENGTH) == USART_LINBreakDetectLength_11b))
00306
00315 #define USART_IrDAMode_LowPower
                                                    ((uint16_t)0x0004)
00316 #define USART_IrDAMode_Normal
                                                    ((uint16_t)0x0000)
00317 #define IS_USART_IRDA_MODE(MODE) (((MODE) == USART_IrDAMode_LowPower) || \
00318
                                         ((MODE) == USART_IrDAMode_Normal))
00327 #define USART_FLAG_CTS
                                                    ((uint16_t)0x0200)
00328 #define USART_FLAG_LBD
                                                    ((uint16_t)0x0100)
00329 #define USART FLAG TXE
                                                    ((uint16 t)0x0080)
00330 #define USART_FLAG_TC
                                                    ((uint16_t)0x0040)
00331 #define USART_FLAG_RXNE
                                                    ((uint16_t)0x0020)
00332 #define USART_FLAG_IDLE
                                                    ((uint16_t)0x0010)
00333 #define USART_FLAG_ORE
                                                    ((uint16_t)0x0008)
                                                    ((uint16_t)0x0004)
((uint16_t)0x0002)
00334 #define USART_FLAG_NE
00335 #define USART_FLAG_FE
```

```
((uint16_t)0x0001)
00336 #define USART_FLAG_PE
((FLAG) == USART_FLAG_IDLE) || ((FLAG) == USART_FLAG_LBD) ||
00339
                               ((FLAG) == USART_FLAG_CTS) || ((FLAG) == USART_FLAG_ORE) || \
00340
                               ((FLAG) == USART_FLAG_NE) || ((FLAG) == USART_FLAG_FE))
00341
00343 #define IS_USART_CLEAR_FLAG(FLAG) ((((FLAG) & (uint16_t)0xFC9F) == 0x00) && ((FLAG) !=
     (uint16_t)0x00))
00344
00345 #define IS_USART_BAUDRATE(BAUDRATE) (((BAUDRATE) > 0) && ((BAUDRATE) < 7500001))
00346 #define IS USART ADDRESS(ADDRESS) ((ADDRESS) <= 0xF)
00347 #define IS_USART_DATA(DATA) ((DATA) <= 0x1FF)
00348
00357 /* Exported macro -
00358 /* Exported functions -----*/
00359
00360 /\star Function used to set the USART configuration to the default reset state \star\star\star\star/
00361 void USART_DeInit (USART_TypeDef* USARTx);
00364 void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct);
00365 void USART_StructInit(USART_InitTypeDef* USART_InitStruct);
00366 void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct);
00367 void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct);
00368 void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState);
00369 void USART_SetPrescaler (USART_TypeDef* USARTx, uint8_t USART_Prescaler);
00370 void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState);
00371 void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState);
00372
00374 void USART_SendData(USART_TypeDef* USARTx, uint16_t Data);
00375 uint16_t USART_ReceiveData(USART_TypeDef* USARTx);
00376
00378 void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address);
00379 void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp);
00380 void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState);
00383 void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength);
00384 void USART\_LINCmd (USART\_TypeDef* USARTx, FunctionalState NewState);
00385 void USART_SendBreak (USART_TypeDef* USARTx);
00386
00388 void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState);
00389
00391 void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState);
00392 void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState);
00393 void USART_SetGuardTime (USART_TypeDef* USARTx, uint8_t USART_GuardTime);
00394
00396 void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode);
00397 void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState);
00398
00399 /* DMA transfers management functions ********************
00400 void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState);
00401
00402 /* Interrupts and flags management functions *****************************
00403 void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState);
00404 FlagStatus USART_GetFlagStatus (USART_TypeDef* USARTx, uint16_t USART_FLAG);
00405 void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG);
00406 ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
00407 void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT);
00408
00409 #ifdef __cplusplus
00410 }
00411 #endif
00412
00413 #endif /* __STM32F4xx_USART_H */
00414
00423 /************************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/
```

6.30 drivers/timer.c File Reference

```
#include <platform.h>
#include <timer.h>
```

Functions

- void timer_init (uint32_t timestamp)
- void timer_enable (void)

Enables the timer operation.

• void timer disable (void)

Disables the timer.

void timer_set_callback (void(*callback)(void))

Pass a callback to the API, which is executed during the interrupt handler.

void SysTick_Handler (void)

Variables

• uint32_t timer_period

6.30.1 Function Documentation

6.30.1.1 SysTick_Handler()

6.30.1.2 timer_disable()

Disables the timer.

6.30.1.3 timer_enable()

Enables the timer operation.

6.30.1.4 timer_init()

6.30.1.5 timer set callback()

Pass a callback to the API, which is executed during the interrupt handler.

Parameters

callback Callback function.

6.30.2 Variable Documentation

6.30.2.1 timer_period

uint32_t timer_period

6.31 drivers/timer.h File Reference

Controller for a hardware timer module.

```
#include <stdint.h>
```

Functions

· void timer irg handler (void)

Initialises the timer with a specified period.

- void timer_init (uint32_t timestamp)
- void timer_set_callback (void(*callback)(void))

Pass a callback to the API, which is executed during the interrupt handler.

void timer_enable (void)

Enables the timer operation.

void timer_disable (void)

Disables the timer.

6.31.1 Detailed Description

Controller for a hardware timer module.

Copyright

ARM University Program © ARM Ltd 2014.

6.31.2 Function Documentation

6.31.2.1 timer_disable()

```
void timer_disable (
     void )
```

Disables the timer.

6.31.2.2 timer_enable()

Enables the timer operation.

6.31.2.3 timer_init()

6.31.2.4 timer_irq_handler()

Initialises the timer with a specified period.

Parameters

period Period of the timer tick (in cpu cycles).

6.31.2.5 timer_set_callback()

```
void timer_set_callback (
```

```
void(*)(void) callback )
```

Pass a callback to the API, which is executed during the interrupt handler.

Parameters

```
callback Callback function.
```

6.32 timer.h

Go to the documentation of this file.

```
00006 #ifndef TIMER_H
00007 #define TIMER_H
00008 #include <stdint.h>
00009
00014 void timer_irq_handler(void);
00015 void timer_init(uint32_t timestamp);
00016
00021 void timer_set_callback(void (*callback)(void));
00022
00024 void timer_enable(void);
00025
00027 void timer_disable(void);
00028
00029 #endif // TIMER_H
00030
```

6.33 drivers/uart.c File Reference

```
#include <platform.h>
#include <uart.h>
#include <STM32F4xx_RCC.h>
#include <STM32F4xx_USART.h>
#include <STM32F4xx_GPIO.h>
```

Functions

· void uart_init (uint32_t baud)

Initialises the UART controller.

void uart_enable (void)

Enables UART transmission and reception.

void uart print (char *string)

Transmit a null terminated string.

- void uart_set_rx_callback (void(*callback)(uint8_t))
- void uart_tx (uint8_t c)

Transmit a single character.

uint8_t uart_rx (void)

Receive a single character.

• void USART2_IRQHandler (void)

6.33.1 Function Documentation

6.33.1.1 uart enable()

```
void uart_enable (
     void )
```

Enables UART transmission and reception.

6.33.1.2 uart_init()

Initialises the UART controller.

Parameters

baud Baud rate to be used (symbols per second).

6.33.1.3 uart_print()

```
void uart_print ( {\tt char} \ * \ str \ )
```

Transmit a null terminated string.

Parameters

str String to be sent.

6.33.1.4 uart_rx()

Receive a single character.

Warning

This function blocks until a character is available. For a non-blocking receive, see uart_set_rx_callback().

Returns

Received character.

6.33.1.5 uart_set_rx_callback()

6.33.1.6 uart_tx()

```
void uart_tx ( \label{eq:condition} \mbox{uint8\_t } c \mbox{ )}
```

Transmit a single character.

Parameters

c Character to be sent.

6.33.1.7 USART2_IRQHandler()

420 File Documentation

6.34 drivers/uart.h File Reference

Controller for a hardware UART module.

```
#include <stdint.h>
```

Functions

• void uart init (uint32 t baud)

Initialises the UART controller.

void uart_enable (void)

Enables UART transmission and reception.

void uart_tx (uint8_t c)

Transmit a single character.

• uint8_t uart_rx (void)

Receive a single character.

void uart_print (char *str)

Transmit a null terminated string.

void uart_set_rx_callback (void(*callback)(uint8_t c))

Passes a callback function to the API which is executed during the receive interrupt handler.

6.34.1 Detailed Description

Controller for a hardware UART module.

Copyright

ARM University Program © ARM Ltd 2014.

6.34.2 Function Documentation

6.34.2.1 uart_enable()

Enables UART transmission and reception.

6.34.2.2 uart_init()

Initialises the UART controller.

Parameters

baud Baud rate to be used (symbols per second).

6.34.2.3 uart_print()

Transmit a null terminated string.

Parameters

str String to be sent.

6.35 uart.h 421

6.34.2.4 uart_rx()

Receive a single character.

Warning

This function blocks until a character is available. For a non-blocking receive, see uart set rx callback().

Returns

Received character.

6.34.2.5 uart_set_rx_callback()

Passes a callback function to the API which is executed during the receive interrupt handler.

Parameters

callback	Callback function.
----------	--------------------

6.34.2.6 uart_tx()

Transmit a single character.

Parameters

```
c Character to be sent.
```

6.35 uart.h

Go to the documentation of this file.

```
00006 #ifndef UART_H
00007 #define UART_H
00008 #include <stdint.h>
00009
00013 void uart_init(uint32_t baud);
00014
00017 void uart_enable(void);
00018
00022 void uart_tx(uint8_t c);
00023
00030 uint8_t uart_rx(void);
00035 void uart_print(char *str);
00036
00041 void uart_set_rx_callback(void (*callback)(uint8_t c));
00042
00043 #endif // UART_H
```

422 File Documentation

- 6.36 Objects/adc.d File Reference
- 6.37 Objects/comparator.d File Reference
- 6.38 Objects/gpio.d File Reference
- 6.39 Objects/i2c.d File Reference
- 6.40 Objects/main.d File Reference
- 6.41 Objects/startup_stm32f401xe.d File Reference
- 6.42 Objects/stm32f4xx adc.d File Reference
- 6.43 Objects/stm32f4xx gpio.d File Reference
- 6.44 Objects/stm32f4xx i2c.d File Reference
- 6.45 Objects/stm32f4xx_rcc.d File Reference
- 6.46 Objects/stm32f4xx usart.d File Reference
- 6.47 Objects/system stm32f4xx.d File Reference
- 6.48 Objects/timer.d File Reference
- 6.49 Objects/uart.d File Reference
- 6.50 RTE/_Target_1/RTE_Components.h File Reference

Macros

- #define CMSIS device header "stm32f4xx.h"
- #define RTE_DEVICE_STARTUP_STM32F4XX /* Device Startup for STM32F4 */
- 6.50.1 Macro Definition Documentation
- 6.50.1.1 CMSIS_device_header

```
#define CMSIS_device_header "stm32f4xx.h"
```

6.50.1.2 RTE_DEVICE_STARTUP_STM32F4XX

#define RTE_DEVICE_STARTUP_STM32F4XX /* Device Startup for STM32F4 */

6.51 RTE_Components.h

Go to the documentation of this file.

```
00001
00002 /*
00003 * Auto generated Run-Time-Environment Configuration File
00004 * *** Do not modify ! ***
00005 *
00006 * Project: 'AsmProject'
00007 * Target: 'Target 1'
00008 */
```

```
00009
00010 #ifndef RTE_COMPONENTS_H
00011 #define RTE_COMPONENTS_H
00012
00013
00014 /*
00015 * Define the Device Header File:
00016 */
00017 #define CMSIS_device_header "stm32f4xx.h"
00018
00019 /* Keil::Device:Startup:2.6.3 */
00020 #define RTE_DEVICE_STARTUP_STM32F4XX /* Device Startup for STM32F4 */
00021
00022
00023 #endif /* RTE_COMPONENTS_H */
```

6.52 RTE/Device/STM32F401RETx/system_stm32f4xx.c File Reference

CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.

```
#include "stm32f4xx.h"
```

Macros

- #define HSE VALUE ((uint32 t)25000000)
- #define HSI_VALUE ((uint32_t)16000000)

Functions

void SystemInit (void)

Setup the microcontroller system Initialize the FPU setting, vector table location and External memory configuration.

void SystemCoreClockUpdate (void)

Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.

Variables

- uint32_t SystemCoreClock = 16000000
- const uint8_t AHBPrescTable [16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}
- const uint8_t APBPrescTable [8] = {0, 0, 0, 0, 1, 2, 3, 4}

6.52.1 Detailed Description

CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.

Author

MCD Application Team

This file provides two functions and one global variable to be called from user application:

- SystemInit(): This function is called at startup just after reset and before branch to main program. This call is made inside the "startup stm32f4xx.s" file.
- SystemCoreClock variable: Contains the core clock (HCLK), it can be used by the user application to setup the SysTick timer or configure other parameters.
- SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.

Attention

424 File Documentation

© Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause

6.53 src/main.c File Reference

```
Square Root Approximation using Integer Approach - Project 1 Module 1.
```

```
#include <string.h>
#include <assert.h>
```

Functions

__asm int my_sqrt_int (int x)

Compute the integer square root of a number using approximate bisection method.

__asm int my_sqrt_fixed_point (int x)

Compute the square root of a number using approximate bisection method in Q16.16 number format.

• int main (void)

Application Entry Point.

6.53.1 Detailed Description

Square Root Approximation using Integer Approach - Project 1 Module 1.

Author

Viraj Patel, Kiran jojare

See also

```
ARM Cortex-M4 Instructions
```

PDF obtained from professor "Approximate Square Root Bisection Method"

6.53.2 Function Documentation

6.53.2.1 main()

```
int main ( void )
```

Application Entry Point.

Parameters

void

Returns

nothing

6.53.2.2 my_sqrt_fixed_point()

```
__asm int my_sqrt_fixed_point ( int x )
```

Compute the square root of a number using approximate bisection method in Q16.16 number format.

426 File Documentation

Parameters

int x - The input integer to take the square root in Q16.16 number format.

Returns

The square root of the given number in Q16.16 format

6.53.2.3 my_sqrt_int()

```
\_asm int my_sqrt_int ( int x )
```

Compute the integer square root of a number using approximate bisection method.

Parameters

int x - The input integer to take the square root.

Returns

The integer square root of the given number.

Index

_ADC_ConfigChannel	ADC_CommonStructInit, 18
adc.c, 323	ADC ContinuousModeCmd, 18
adc.h, 334	ADC Delnit, 19
_ADC_GET_FLAG	ADC_DiscModeChannelCountConfig, 19
adc.h, 328	ADC_DiscModeCmd, 19
ADC GetValue	ADC DMACmd, 20
adc.c, 323	ADC_DMARequestAfterLastTransferCmd, 20
adc.h, 334	ADC_EOCOnEachRegularChannelCmd, 20
_ADC_Init	ADC_ExternalTrigInjectedConvConfig, 21
adc.c, 324	ADC_ExternalTrigInjectedConvEdgeConfig, 22
adc.h, 334	ADC_GetConversionValue, 23
ADC InitTypeDef, 311	ADC GetFlagStatus, 23
ClockPrescaler, 311	ADC_GetInjectedConversionValue, 24
ContinuousConvMode, 311	ADC_GetITStatus, 24
DataAlign, 311	ADC_GetMultiModeConversionValue, 25
DiscontinuousConvMode, 311	ADC_GetSoftwareStartConvStatus, 25
DMAContinuousRequests, 311	ADC GetSoftwareStartInjectedConvCmdStatus,
EOCSelection, 312	26
ExternalTrigConv, 312	ADC Init, 26
ExternalTrigConvEdge, 312	ADC InjectedChannelConfig, 27
NbrOfConversion, 312	ADC InjectedDiscModeCmd, 28
NbrOfDiscConversion, 312	ADC_InjectedSequencerLengthConfig, 28
Resolution, 312	ADC ITConfig, 29
ScanConvMode, 312	ADC_MultiModeDMARequestAfterLastTransferCmd
_ADC_PollForConversion	29
adc.c, 324	ADC_RegularChannelConfig, 30
adc.h, 334	ADC_SetInjectedOffset, 31
_ADC_Start	ADC_SoftwareStartConv, 32
adc.c, 324	ADC_SoftwareStartInjectedConv, 32
adc.h, 335	ADC StructInit, 32
_GPIO_Init	ADC_TempSensorVrefintCmd, 33
adc.c, 324	ADC_VBATCmd, 33
adc.h, 335	CDR_ADDRESS, 12
_IS_BIT_CLR	CR1_AWDCH_RESET, 12
adc.h, 328	CR1_AWDMode_RESET, 12
_IS_BIT_SET	CR1_CLEAR_MASK, 12
adc.h, 328	CR1_DISCNUM_RESET, 12
_adc_read	CR2 CLEAR MASK, 12
adc.c, 324	CR2_EXTEN_RESET, 12
adc.h, 335	CR2_JEXTEN_RESET, 12
ddc.11, 000	CR2_JEXTSEL_RESET, 12
ADC, 9	CR_CLEAR_MASK, 13
ADC_AnalogWatchdogCmd, 14	JDR_OFFSET, 13
ADC AnalogWatchdogSingleChannelConfig, 14	JSQR JL RESET, 13
ADC_AnalogWatchdogThresholdsConfig, 15	JSQR_JL_SET, 13
ADC AutoInjectedConvCmd, 16	JSQR JSQ SET, 13
ADC ClearFlag, 16	SMPR1_SMP_SET, 13
ADC_ClearITPendingBit, 17	SMPR2_SMP_SET, 13
ADC Cmd, 17	SQR1_L_RESET, 13
ADC Commonlnit, 17	OQITI_L_IILOLI, IV

000, 00 000	
SQR1_SQ_SET, 13	ADC_CHANNEL_VREFINT, 330
SQR2_SQ_SET, 13	ADC_CR1_DISCONTINUOUS, 330
SQR3_SQ_SET, 14	ADC_CR1_SCANCONV, 330
adc	ADC_CR2_CONTINUOUS, 330
analogin_s, 316	ADC CR2 DMAContReg, 330
adc.c	ADC CR2 EOCSelection, 330
_ADC_ConfigChannel, 323	adc_init, 335
_ADC_GetValue, 323	adc_read, 335
_ADC_Init, 324	ADC_SMPR1, 330
_ADC_PollForConversion, 324	ADC_SMPR2, 330
_ADC_Start, 324	ADC_SOFTWARE_START, 330
_GPIO_Init, 324	ADC_SQR1, 330
_adc_read, 324	ADC_SQR1_RK, 330
adc_init, 324	ADC_SQR2_RK, 331
adc_read, 324	ADC_SQR3_RK, 331
AdcHandle, 325	ADC_STAB_DELAY_US, 331
analogin_init, 324	ADCName, 333
pin_function, 324	analogin_init, 335
PinMap ADC, 325	GPIO MODE, 331
pinmap_find_function, 324	GPIO NOPULL, 331
pinmap find peripheral, 325	GPIO PULLDOWN, 331
pinmap_function, 325	GPIO_PULLUP, 331
pinmap peripheral, 325	
	GPIO_SPEED_FAST, 331
pinmap_pinout, 325	GPIO_SPEED_HIGH, 331
adc.h	GPIO_SPEED_LOW, 331
_ADC_ConfigChannel, 334	GPIO_SPEED_MEDIUM, 331
_ADC_GET_FLAG, 328	GPIOA_BASE, 332
_ADC_GetValue, 334	HAL_ADC_STATE_AWD, 334
_ADC_Init, 334	HAL_ADC_STATE_BUSY, 334
_ADC_PollForConversion, 334	HAL_ADC_STATE_BUSY_INJ, 334
_ADC_Start, 335	HAL_ADC_STATE_BUSY_INJ_REG, 334
_GPIO_Init, 335	HAL_ADC_STATE_BUSY_REG, 334
_IS_BIT_CLR, 328	HAL_ADC_STATE_EOC, 334
_IS_BIT_SET, 328	HAL_ADC_STATE_EOC_INJ, 334
_adc_read, 335	HAL_ADC_STATE_EOC_INJ_REG, 334
ADC1_BASE, 328	HAL_ADC_STATE_EOC_REG, 334
ADC_1, 333	HAL_ADC_STATE_ERROR, 334
ADC_CHANNEL_0, 328	HAL_ADC_STATE_READY, 333
ADC CHANNEL 1, 328	HAL_ADC_STATE_RESET, 333
ADC CHANNEL 10, 328	HAL ADC STATE TIMEOUT, 334
ADC_CHANNEL_11, 328	HAL_ADC_StateTypeDef, 333
ADC CHANNEL 12, 328	HAL_LOCKED, 334
ADC_CHANNEL_13, 329	
	HAL_LockTypeDef, 334
ADC_CHANNEL_14, 329	HAL_UNLOCKED, 334
ADC_CHANNEL_15, 329	pin_function, 335
ADC_CHANNEL_16, 329	pinmap_find_peripheral, 335
ADC_CHANNEL_17, 329	pinmap_function, 335
ADC_CHANNEL_18, 329	pinmap_peripheral, 335
ADC_CHANNEL_2, 329	pinmap_pinout, 336
ADC_CHANNEL_3, 329	PortA, 334
ADC_CHANNEL_4, 329	PortB, 334
ADC_CHANNEL_5, 329	PortC, 334
ADC_CHANNEL_6, 329	PortD, 334
ADC CHANNEL 7, 329	PortE, 334
ADC CHANNEL 8, 329	PortH, 334
ADC CHANNEL 9, 329	PortName, 334
ADC CHANNEL TEMPSENSOR, 329	RCC_ADC1_CLK_ENABLE, 332
ADC_CHANNEL_VBAT, 330	RCC_GPIOA_CLK_ENABLE, 332
, 150_01 // MATEL_V D/M , 000	.100_0.101_011_11101111,002

RCC_GPIOB_CLK_ENABLE, 332	adc.h, 328
RCC_GPIOC_CLK_ENABLE, 332	ADC_Channel_1
STM_MODE_ANALOG, 332	ADC_channels, 73
STM_PIN, 332	ADC_CHANNEL_10
STM_PIN_AFNUM, 332	adc.h, 328
STM_PIN_CHANNEL, 333	ADC_Channel_10
STM_PIN_DATA_EXT, 333	ADC_channels, 74
STM PIN MODE, 333	ADC CHANNEL 11
STM PIN PUPD, 333	adc.h, 328
STM PORT, 333	ADC Channel 11
UNUSED, 333	ADC_channels, 74
ADC1_BASE	ADC_CHANNEL_12
adc.h, 328	adc.h, 328
ADC 1	ADC_Channel_12
adc.h, 333	ADC_channels, 74
ADC_analog_watchdog_selection, 82	ADC_CHANNEL_13
ADC AnalogWatchdog AllInjecEnable, 82	adc.h, 329
ADC_AnalogWatchdog_AllRegAllInjecEnable, 82	ADC_Channel_13
ADC AnalogWatchdog AllRegEnable, 82	ADC channels, 74
ADC_AnalogWatchdog_None, 82	ADC_CHANNEL_14
ADC_AnalogWatchdog_SingleInjecEnable, 82	adc.h, 329
ADC_AnalogWatchdog_SingleRegEnable, 82 ADC_AnalogWatchdog_SingleRegEnable, 82	ADC_Channel_14
	ADC_channels, 74
ADC_AnalogWatchdog_SingleRegOrInjecEnable, 82	
	ADC_CHANNEL_15
IS_ADC_ANALOG_WATCHDOG, 82	adc.h, 329
ADC_AnalogWatchdog_AllInjecEnable	ADC_Channel_15
ADC_analog_watchdog_selection, 82	ADC_channels, 74
ADC_AnalogWatchdog_AllRegAllInjecEnable	ADC_CHANNEL_16
ADC_analog_watchdog_selection, 82	adc.h, 329
ADC_AnalogWatchdog_AllRegEnable	ADC_Channel_16
ADC_analog_watchdog_selection, 82	ADC_channels, 74
ADC_AnalogWatchdog_None	ADC_CHANNEL_17
ADC_analog_watchdog_selection, 82	adc.h, 329
ADC_AnalogWatchdog_SingleInjecEnable	ADC_Channel_17
ADC_analog_watchdog_selection, 82	ADC_channels, 74
ADC_AnalogWatchdog_SingleRegEnable	ADC_CHANNEL_18
ADC_analog_watchdog_selection, 82	adc.h, 329
ADC_AnalogWatchdog_SingleRegOrInjecEnable	ADC_Channel_18
ADC_analog_watchdog_selection, 82	ADC_channels, 74
ADC_AnalogWatchdogCmd	ADC_CHANNEL_2
ADC, 14	adc.h, 329
Analog Watchdog configuration functions, 38	ADC_Channel_2
ADC_AnalogWatchdogSingleChannelConfig	ADC_channels, 74
ADC, 14	ADC_CHANNEL_3
Analog Watchdog configuration functions, 38	adc.h, 329
ADC_AnalogWatchdogThresholdsConfig	ADC Channel 3
ADC, 15	ADC_channels, 75
Analog Watchdog configuration functions, 39	ADC_CHANNEL_4
ADC_AutoInjectedConvCmd	adc.h, 329
ADC, 16	ADC_Channel_4
Injected channels Configuration functions, 50	ADC_channels, 75
ADC BITS	ADC_CHANNEL_5
platform.h, 352	adc.h, 329
ADC_CHANNEL_0	ADC_Channel_5
adc.h, 328	ADC_channels, 75
ADC_Channel_0	ADC_CHANNEL_6
ADC_channels, 73	adc.h, 329
ADC_CHANNEL_1	ADC_Channel_6
	5 0_0

ADC_channels, 75	ADC, 17
ADC CHANNEL 7	Interrupts and flags management functions, 58
adc.h, 329	ADC Cmd
ADC_Channel_7	ADC, 17
ADC_channels, 75	Initialization and Configuration functions, 35
ADC_CHANNEL_8	ADC_Common_mode, 62
adc.h, 329	ADC_DualMode_AlterTrig, 62
ADC_Channel_8	ADC_DualMode_InjecSimult, 62
ADC_channels, 75	ADC_DualMode_Interl, 62
ADC CHANNEL 9	ADC_DualMode_RegSimult, 62
adc.h, 329	ADC_DualMode_RegSimult_AlterTrig, 62
	- _ - _ - _ -
ADC_channel_9	ADC_DualMode_RegSimult_InjecSimult, 62
ADC_channels, 75	ADC_Mode_Independent, 62
ADC_CHANNEL_TEMPSENSOR	ADC_TripleMode_AlterTrig, 63
adc.h, 329	ADC_TripleMode_InjecSimult, 63
ADC_Channel_TempSensor	ADC_TripleMode_Interl, 63
ADC_channels, 75	ADC_TripleMode_RegSimult, 63
ADC_CHANNEL_VBAT	ADC_TripleMode_RegSimult_AlterTrig, 63
adc.h, 330	ADC_TripleMode_RegSimult_InjecSimult, 63
ADC_Channel_Vbat	IS_ADC_MODE, 63
ADC_channels, 75	ADC_CommonInit
ADC_CHANNEL_VREFINT	ADC, 17
adc.h, 330	Initialization and Configuration functions, 35
ADC_Channel_Vrefint	ADC_CommonInitTypeDef, 313
ADC_channels, 75	ADC_DMAAccessMode, 313
ADC_ChannelConfTypeDef, 312	ADC_Mode, 313
Channel, 313	ADC_Prescaler, 314
Offset, 313	ADC_TwoSamplingDelay, 314
Rank, 313	ADC_CommonStructInit
SamplingTime, 313	ADC, 18
ADC_channels, 73	Initialization and Configuration functions, 35
ADC_Channel_0, 73	ADC_ContinuousConvMode
ADC_Channel_1, 73	ADC_InitTypeDef, 315
ADC_Channel_10, 74	ADC_ContinuousModeCmd
ADC_Channel_11, 74	ADC, 18
ADC_Channel_12, 74	Regular Channels Configuration functions, 42
ADC_Channel_13, 74	ADC_CR1_DISCONTINUOUS
ADC_Channel_14, 74	adc.h, 330
ADC_Channel_15, 74	ADC CR1 SCANCONV
ADC_Channel_16, 74	adc.h, 330
ADC Channel 17, 74	ADC CR2 CONTINUOUS
ADC Channel 18,74	adc.h, 330
ADC Channel 2, 74	ADC_CR2_DMAContReq
ADC_Channel_3, 75	adc.h, 330
ADC_Channel_4, 75	ADC_CR2_EOCSelection
ADC_Channel_5, 75	adc.h, 330
ADC_Channel_6, 75	ADC_data_align, 72
ADC_Channel_7, 75	ADC_DataAlign_Left, 72
ADC_Channel_8, 75	ADC_DataAlign_Right, 72
ADC_Channel_9, 75	IS_ADC_DATA_ALIGN, 73
ADC_Channel_TempSensor, 75	ADC_DataAlign
ADC_Channel_Vbat, 75	ADC_InitTypeDef, 315
ADC_Channel_Vrefint, 75	ADC_DataAlign_Left
IS_ADC_CHANNEL, 76	ADC_data_align, 72
ADC_ClearFlag	ADC_DataAlign_Right
ADC, 16	ADC_data_align, 72
Interrupts and flags management functions, 58	ADC_Delnit
ADC_ClearITPendingBit	ADC, 19

Initialization and Configuration functions, 36	ADC_DualMode_RegSimult
ADC_delay_between_2_sampling_phases, 66	ADC_Common_mode, 62
ADC_TwoSamplingDelay_10Cycles, 66	ADC_DualMode_RegSimult_AlterTrig
ADC_TwoSamplingDelay_11Cycles, 66	ADC_Common_mode, 62
ADC_TwoSamplingDelay_12Cycles, 66	ADC_DualMode_RegSimult_InjecSimult
ADC_TwoSamplingDelay_13Cycles, 66	ADC_Common_mode, 62
ADC_TwoSamplingDelay_14Cycles, 66	ADC_EOCOnEachRegularChannelCmd
ADC_TwoSamplingDelay_15Cycles, 66	
ADC_TwoSamplingDelay_16Cycles, 67	Regular Channels Configuration functions, 43
ADC TwoSamplingDelay 17Cycles, 67	ADC_Exported_Constants, 61
ADC_TwoSamplingDelay_18Cycles, 67	IS_ADC_ALL_PERIPH, 61
ADC_TwoSamplingDelay_19Cycles, 67	ADC_external_trigger_edge_for_injected_channels_conversion,
ADC_TwoSamplingDelay_20Cycles, 67	77
ADC_TwoSamplingDelay_5Cycles, 67	ADC_ExternalTrigInjecConvEdge_Falling, 78
ADC_TwoSamplingDelay_6Cycles, 67	ADC_ExternalTrigInjecConvEdge_None, 78
ADC_TwoSamplingDelay_7Cycles, 67	ADC_ExternalTrigInjecConvEdge_Rising, 78
ADC_TwoSamplingDelay_8Cycles, 67	ADC ExternalTrigInjecConvEdge RisingFalling,
ADC_TwoSamplingDelay_9Cycles, 67	78
IS ADC SAMPLING DELAY, 68	IS_ADC_EXT_INJEC_TRIG_EDGE, 78
ADC_Direct_memory_access_mode_for_multi_mode,	ADC_external_trigger_edge_for_regular_channels_conversion,
65	69
ADC_DMAAccessMode_1, 65	ADC_ExternalTrigConvEdge_Falling, 69
ADC DMAAccessMode 2, 65	ADC_ExternalTrigConvEdge_None, 69
ADC_DMAAccessMode_3, 65	ADC_ExternalTrigConvEdge_Rising, 69
ADC_DMAAccessMode_Disabled, 65	ADC_ExternalTrigConvEdge_RisingFalling, 69
IS_ADC_DMA_ACCESS_MODE, 65	IS_ADC_EXT_TRIG_EDGE, 69
ADC_DiscModeChannelCountConfig	ADC_ExternalTrigConv
ADC, 19	ADC_InitTypeDef, 315
Regular Channels Configuration functions, 42	ADC_ExternalTrigConv_Ext_IT11
ADC_DiscModeCmd	ADC_extrenal_trigger_sources_for_regular_channels_conversion
ADC, 19	70
Regular Channels Configuration functions, 43	ADC_ExternalTrigConv_T1_CC1
ADC_DMAAccessMode	ADC_extrenal_trigger_sources_for_regular_channels_conversion
ADC_CommonlnitTypeDef, 313	70
ADC_DMAAccessMode_1	ADC_ExternalTrigConv_T1_CC2
ADC_Direct_memory_access_mode_for_multi_mode	
65	70
ADC_DMAAccessMode_2	ADC_ExternalTrigConv_T1_CC3
ADC_Direct_memory_access_mode_for_multi_mode	
65	70
ADC_DMAAccessMode_3	ADC_ExternalTrigConv_T2_CC2
ADC Direct memory access mode for multi mode	
65	71
ADC_DMAAccessMode_Disabled	ADC_ExternalTrigConv_T2_CC3
ADC_Direct_memory_access_mode_for_multi_mode	
65	71
ADC_DMACmd	ADC ExternalTrigConv T2 CC4
ADC, 20	ADC_extrenal_trigger_sources_for_regular_channels_conversion
Regular Channels DMA Configuration functions, 48	71
ADC_DMARequestAfterLastTransferCmd	ADC_ExternalTrigConv_T2_TRGO
ADC, 20	ADC_extrenal_trigger_sources_for_regular_channels_conversion
Regular Channels DMA Configuration functions, 48	71
ADC_DualMode_AlterTrig	ADC_ExternalTrigConv_T3_CC1
ADC_DualWoode_After frig ADC_Common_mode, 62	ADC_extrenal_trigger_sources_for_regular_channels_conversion
ADC_DualMode_InjecSimult	71
ADC_Dualwoode_injecsimult ADC_Common_mode, 62	ADC_ExternalTrigConv_T3_TRGO
ADC_Common_mode, 62 ADC_DualMode_Interl	ADC_extrenal_trigger_sources_for_regular_channels_conversion
ADC Common mode. 62	71
ADO OUIIIIOII IIIOUG, UL	I . I

```
ADC_ExternalTrigConv_T4_CC4
                                                                                                                                                                 79
            ADC extrenal trigger sources for regular channels ADD to extremal TrigInjecConv T4 CC3
                                                                                                                                                     ADC_extrenal_trigger_sources_for_injected_channels_conversion,
ADC_ExternalTrigConv_T5_CC1
            ADC_extrenal_trigger_sources_for_regular_channels_Acodoversem,alTrigInjecConv_T4_TRGO
                                                                                                                                                     ADC extrenal trigger sources for injected channels conversion,
ADC ExternalTrigConv T5 CC2
            ADC extrenal trigger sources for regular channels Acodov Ensiernal TrigInjecConv T5 CC4
                                                                                                                                                     ADC extrenal trigger sources for injected channels conversion,
ADC ExternalTrigConv T5 CC3
            ADC_extrenal_trigger_sources_for_regular_channels_Accord_versiern,alTrigInjecConv_T5_TRGO
                                                                                                                                                     ADC_extrenal_trigger_sources_for_injected_channels_conversion,
ADC_ExternalTrigConv_T8 CC1
                                                                                                                                                                 80
            ADC_extrenal_trigger_sources_for_regular_channelsA@@vensiernalTrigInjecConv_T8_CC2
                                                                                                                                                     ADC_extrenal_trigger_sources_for_injected_channels_conversion,
ADC_ExternalTrigConv_T8_TRGO
            ADC extrenal trigger sources for regular channels Acodo verseinem al Triglinjec Conv T8 CC3
                                                                                                                                                     ADC extrenal trigger sources for injected channels conversion,
ADC_ExternalTrigConvEdge
            ADC InitTypeDef, 315
                                                                                                                                         ADC ExternalTrigInjecConv T8 CC4
ADC ExternalTrigConvEdge Falling
                                                                                                                                                     ADC extrenal trigger sources for injected channels conversion,
            ADC external trigger edge for regular channels conversion, 80
                                                                                                                                         ADC_ExternalTrigInjecConvEdge_Falling
                        69
ADC ExternalTrigConvEdge None
                                                                                                                                                     ADC_external_trigger_edge_for_injected_channels_conversion,
            ADC external trigger edge for regular channels conversion, 78
                                                                                                                                         ADC ExternalTrigInjecConvEdge None
ADC_ExternalTrigConvEdge_Rising
                                                                                                                                                     ADC_external_trigger_edge_for_injected_channels_conversion,
            ADC external trigger edge for regular channels conversion, 78
                                                                                                                                         ADC ExternalTrigInjecConvEdge Rising
ADC ExternalTrigConvEdge RisingFalling
                                                                                                                                                     ADC_external_trigger_edge_for_injected_channels_conversion,
            ADC_external_trigger_edge_for_regular_channels_conversion, 78
                                                                                                                                         ADC_ExternalTrigInjecConvEdge_RisingFalling
ADC ExternalTrigInjecConv Ext IT15
                                                                                                                                                     ADC external trigger edge for injected channels conversion,
            ADC_extrenal_trigger_sources_for_injected_channels_conversion,
                                                                                                                                         ADC_ExternalTrigInjectedConvConfig
ADC_ExternalTrigInjecConv_T1_CC4
                                                                                                                                                     ADC, 21
            ADC_extrenal_trigger_sources_for_injected_channels_confurestend, channels Configuration functions, 50
                                                                                                                                         ADC_ExternalTrigInjectedConvEdgeConfig
ADC ExternalTrigInjecConv T1 TRGO
                                                                                                                                                     ADC, 22
            ADC extrenal trigger sources for injected channels conversion, channels Configuration functions, 51
                                                                                                                                         ADC extrenal trigger sources for injected channels conversion,
ADC ExternalTrigInjecConv T2 CC1
                                                                                                                                                                 78
            ADC extrenal trigger sources for injected channels con No. Gida trigger sources for injected channels channe
                                                                                                                                                     ADC ExternalTrigInjecConv T1 CC4, 79
ADC ExternalTrigInjecConv T2 TRGO
                                                                                                                                                     ADC ExternalTrigInjecConv T1 TRGO, 79
            ADC_ExternalTrigInjecConv_T2_TRGO, 79
ADC ExternalTrigInjecConv T3 CC2
                                                                                                                                                     ADC ExternalTrigInjecConv T3 CC2, 79
            ADC extrenal trigger sources for injected channels con ADGidExternal TrigInjecConv T3 CC4, 79
                                                                                                                                                     ADC_ExternalTrigInjecConv_T4_CC1, 79
ADC_ExternalTrigInjecConv_T3_CC4
                                                                                                                                                     ADC ExternalTrigInjecConv T4 CC2, 79
            ADC extrenal trigger sources for injected channels con ADG internal Triglinjec Conv T4 CC3, 79
                                                                                                                                                     ADC ExternalTrigInjecConv T4 TRGO, 80
ADC_ExternalTrigInjecConv_T4_CC1
                                                                                                                                                     ADC_ExternalTrigInjecConv_T5_CC4, 80
            ADC_extrenal_trigger_sources_for_injected_channels_con logic injected_trigger_sources_for_injected_channels_con logic injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources_for_injected_trigger_sources
                                                                                                                                                     ADC ExternalTrigInjecConv_T8_CC2, 80
ADC_ExternalTrigInjecConv_T4_CC2
                                                                                                                                                     ADC_ExternalTrigInjecConv_T8_CC3, 80
            ADC_extrenal_trigger_sources_for_injected_channels_con relative for injected_channels_con relative for injected_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_channels_chan
```

IS_ADC_EXT_INJEC_TRIG, 80	Regular Channels Configuration functions, 44
ADC_extrenal_trigger_sources_for_regular_channels_core	n ADS OGETSoftwareStartInjectedConvCmdStatus ADC, 26
ADC_ExternalTrigConv_Ext_IT11, 70	Injected channels Configuration functions, 52
ADC_ExternalTrigConv_T1_CC1, 70	ADC_HandleTypeDef, 314
ADC_ExternalTrigConv_T1_CC2, 70	ErrorCode, 314
ADC_ExternalTrigConv_T1_CC3, 70	Init, 314
ADC_ExternalTrigConv_T2_CC2, 71	Instance, 314
ADC ExternalTrigConv T2 CC3, 71	Lock, 314
ADC ExternalTrigConv T2 CC4, 71	NbrOfCurrentConversionRank, 314
ADC_ExternalTrigConv_T2_TRGO, 71	State, 314
ADC_ExternalTrigConv_T3_CC1, 71	ADC_Init
ADC_ExternalTrigConv_T3_TRGO, 71	ADC, 26
ADC_ExternalTrigConv_T4_CC4, 71	Initialization and Configuration functions, 36
ADC_ExternalTrigConv_T5_CC1, 71	adc_init
ADC_ExternalTrigConv_T5_CC2, 71	adc.c, 324
ADC_ExternalTrigConv_T5_CC3, 71	adc.h, 335
ADC_ExternalTrigConv_T8_CC1, 72	ADC_InitTypeDef, 315
ADC_ExternalTrigConv_T8_TRGO, 72	ADC_ContinuousConvMode, 315
IS_ADC_EXT_TRIG, 72	ADC_DataAlign, 315
ADC_FLAG_AWD	ADC_ExternalTrigConv, 315
ADC_flags_definition, 84	ADC_ExternalTrigConvEdge, 315
ADC_FLAG_EOC	ADC_NbrOfConversion, 315
ADC_flags_definition, 84	ADC_Resolution, 315
ADC_FLAG_JEOC	ADC_ScanConvMode, 316
ADC_flags_definition, 84	ADC_injected_channel_selection, 81
ADC_FLAG_JSTRT	ADC_InjectedChannel_1, 81
ADC_flags_definition, 84	ADC_InjectedChannel_2, 81
ADC_FLAG_OVR	ADC_InjectedChannel_3, 81
ADC_Flags_definition, 84	ADC_InjectedChannel_4, 81
ADC_FLAG_STRT ADC_flags_definition, 84	IS_ADC_INJECTED_CHANNEL, 81 ADC_injected_length, 85
ADC_flags_definition, 84	IS_ADC_INJECTED_LENGTH, 86
ADC_FLAG_AWD, 84	ADC injected offset, 85
ADC FLAG EOC, 84	IS_ADC_OFFSET, 85
ADC_FLAG_JEOC, 84	ADC_injected_rank, 86
ADC_FLAG_JSTRT, 84	IS ADC INJECTED RANK, 86
ADC FLAG OVR, 84	ADC_InjectedChannel_1
ADC_FLAG_STRT, 84	ADC_injected_channel_selection, 81
IS ADC CLEAR FLAG, 84	ADC_InjectedChannel_2
IS_ADC_GET_FLAG, 84	ADC_injected_channel_selection, 81
ADC_GetConversionValue	ADC_InjectedChannel_3
ADC, 23	ADC_injected_channel_selection, 81
Regular Channels Configuration functions, 44	ADC_InjectedChannel_4
ADC_GetFlagStatus	ADC_injected_channel_selection, 81
ADC, 23	ADC_InjectedChannelConfig
Interrupts and flags management functions, 59	ADC, 27
ADC_GetInjectedConversionValue	Injected channels Configuration functions, 53
ADC, 24	ADC_InjectedDiscModeCmd
Injected channels Configuration functions, 52	ADC, 28
ADC_GetITStatus	Injected channels Configuration functions, 55
ADC, 24	ADC_InjectedSequencerLengthConfig
Interrupts and flags management functions, 59	ADC, 28
ADC_GetMultiModeConversionValue	Injected channels Configuration functions, 55
ADC, 25 Regular Channels Configuration functions, 44	ADC_IT_AMD_83
Regular Channels Configuration functions, 44	ADC_IT_AWD, 83
ADC_GetSoftwareStartConvStatus ADC, 25	ADC_IT_EOC, 83 ADC_IT_JEOC, 83
NDO, 20	/\DO_II_0LOO, 00

ADC_IT_OVR, 83	ADC_Resolution_8b, 68
IS_ADC_IT, 83	IS_ADC_RESOLUTION, 69
ADC_IT_AWD	ADC_Resolution_10b
ADC_interrupts_definition, 83	ADC_resolution, 68
ADC_IT_EOC	ADC_Resolution_12b
ADC_interrupts_definition, 83	ADC_resolution, 68
ADC_IT_JEOC	ADC_Resolution_6b
ADC_interrupts_definition, 83	ADC_resolution, 68
ADC_IT_OVR	ADC Resolution 8b
ADC_interrupts_definition, 83	ADC resolution, 68
ADC_ITConfig	ADC_SampleTime_112Cycles
ADC, 29	ADC_sampling_times, 76
Interrupts and flags management functions, 60	ADC_SampleTime_144Cycles
ADC MASK	ADC_sampling_times, 76
platform.h, 352	ADC_SampleTime_15Cycles
ADC_Mode	ADC_sampling_times, 76
ADC_CommonInitTypeDef, 313	ADC_SampleTime_28Cycles
ADC Mode Independent	ADC_sampling_times, 77
ADC_Common_mode, 62	ADC_SampleTime_3Cycles
ADC_MultiModeDMARequestAfterLastTransferCmd	ADC_sampling_times, 77
ADC, 29	ADC_SampleTime_480Cycles
Regular Channels DMA Configuration functions, 48	ADC_sampling_times, 77
ADC_NbrOfConversion	ADC_SampleTime_56Cycles
ADC_InitTypeDef, 315	ADC_sampling_times, 77
ADC_Prescaler, 64	ADC_SampleTime_84Cycles
ADC_CommonInitTypeDef, 314	ADC_sampling_times, 77
ADC_Prescaler_Div2, 64	ADC_sampling_times, 76
ADC_Prescaler_Div4, 64	ADC_SampleTime_112Cycles, 76
ADC_Prescaler_Div6, 64	ADC_SampleTime_144Cycles, 76
ADC_Prescaler_Div8, 64	ADC_SampleTime_15Cycles, 76
IS_ADC_PRESCALER, 64	ADC_SampleTime_13Oycles, 77 ADC_SampleTime_28Cycles, 77
ADC_Prescaler_Div2	ADC_SampleTime_200ycles, 77 ADC_SampleTime_3Cycles, 77
ADC_Prescaler, 64	ADC_SampleTime_480Cycles, 77
ADC_Prescaler_Div4	ADC_SampleTime_480Cycles, 77 ADC_SampleTime_56Cycles, 77
ADC_Prescaler, 64	ADC_SampleTime_56Cycles, 77 ADC_SampleTime_84Cycles, 77
-	IS ADC SAMPLE TIME, 77
ADC_Prescaler_Div6	ADC_ScanConvMode
ADC_Prescaler, 64	ADC_ScanConMilode ADC_InitTypeDef, 316
ADC_Prescaler_Div8	,
ADC_Prescaler, 64	ADC_SetInjectedOffset
ADC_Private_Functions, 33	ADC, 31
adc_read	Injected channels Configuration functions, 55
adc.c, 324	ADC_SMPR1
adc.h, 335	adc.h, 330
ADC_regular_discontinuous_mode_number, 87	ADC_SMPR2
IS_ADC_REGULAR_DISC_NUMBER, 87	adc.h, 330
ADC_regular_length, 86	ADC_SOFTWARE_START
IS_ADC_REGULAR_LENGTH, 86	adc.h, 330
ADC_regular_rank, 86	ADC_SoftwareStartConv
IS_ADC_REGULAR_RANK, 87	ADC, 32
ADC_RegularChannelConfig	Regular Channels Configuration functions, 47
ADC, 30	ADC_SoftwareStartInjectedConv
Regular Channels Configuration functions, 45	ADC, 32
ADC_Resolution	Injected channels Configuration functions, 56
ADC_InitTypeDef, 315	ADC_SQR1
ADC_resolution, 68	adc.h, 330
ADC_Resolution_10b, 68	ADC_SQR1_RK
ADC_Resolution_12b, 68	adc.h, 330
ADC_Resolution_6b, 68	ADC_SQR2_RK

adc.h, 331	ADC_TwoSamplingDelay_9Cycles
ADC_SQR3_RK	ADC_delay_between_2_sampling_phases, 67
adc.h, 331	ADC_VBATCmd
ADC_STAB_DELAY_US	ADC, 33
adc.h, 331	Temperature Sensor, Vrefint (Voltage Reference in
ADC_StructInit	ternal), 41
ADC, 32	AdcHandle
Initialization and Configuration functions, 36	adc.c, 325
ADC_TempSensorVrefintCmd	ADCName
ADC, 33	adc.h, 333
Temperature Sensor, Vrefint (Voltage Reference in-	AHBPrescTable
ternal), 40	STM32F4xx_System_Private_Variables, 308
ADC_thresholds, 85	Alternate
IS_ADC_THRESHOLD, 85	GPIO_InitTypeDef, 317
ADC_TripleMode_AlterTrig	Analog Watchdog configuration functions, 37
ADC_Common_mode, 63	ADC_AnalogWatchdogCmd, 38
ADC_TripleMode_InjecSimult	ADC_AnalogWatchdogSingleChannelConfig, 38
ADC_Common_mode, 63	ADC_AnalogWatchdogThresholdsConfig, 39
ADC_TripleMode_Interl	analogin_init
ADC_Common_mode, 63	adc.c, 324
ADC_TripleMode_RegSimult	adc.h, 335
ADC_Common_mode, 63	analogin_s, 316
ADC_TripleMode_RegSimult_AlterTrig	adc, 316
ADC_Common_mode, 63	channel, 316
ADC_TripleMode_RegSimult_InjecSimult	pin, 316
ADC_Common_mode, 63	APBPrescTable
ADC_TwoSamplingDelay	STM32F4xx_System_Private_Variables, 308
ADC_CommonInitTypeDef, 314	• ····• = · ···· = · ···· = · ··· = · ··· = ·
ADC_TwoSamplingDelay_10Cycles	BDCR_ADDRESS
ADC_delay_between_2_sampling_phases, 66	RCC, 182
ADC_TwoSamplingDelay_11Cycles	BDCR_BDRST_BB
ADC_delay_between_2_sampling_phases, 66	RCC, 182
ADC_TwoSamplingDelay_12Cycles	BDCR_OFFSET
ADC_delay_between_2_sampling_phases, 66	RCC, 182
ADC_TwoSamplingDelay_13Cycles	BDCR_RTCEN_BB
ADC_delay_between_2_sampling_phases, 66	RCC, 182
ADC_TwoSamplingDelay_14Cycles	BDRST_BitNumber
ADC_delay_between_2_sampling_phases, 66	RCC, 182
ADC TwoSamplingDelay 15Cycles	Bit_RESET
ADC_twosamplingDelay_13cycles ADC_delay_between_2_sampling_phases, 66	GPIO, 90
ADC_telay_between_z_sampling_phases, 66 ADC_TwoSamplingDelay_16Cycles	Bit_SET
ADC_twosamplingDelay_rocycles ADC_delay_between_2_sampling_phases, 67	GPIO, 90
ADC TwoSamplingDelay 17Cycles	BitAction
ADC_twosamplingDelay_17 Cycles ADC_delay_between_2_sampling_phases, 67	GPIO, 89
ADC_telay_between_z_sampling_phases, 67 ADC_TwoSamplingDelay_18Cycles	G. 10, 00
	CDR_ADDRESS
ADC_delay_between_2_sampling_phases, 67	
ADC_twoSamplingDelay_19Cycles	CFGR I2SSRC BB
ADC_delay_between_2_sampling_phases, 67	RCC, 182
ADC_TwoSamplingDelay_20Cycles	CFGR_MCO1_RESET_MASK
ADC_delay_between_2_sampling_phases, 67	RCC, 183
ADC_TwoSamplingDelay_5Cycles	CFGR_MCO2_RESET_MASK
ADC_delay_between_2_sampling_phases, 67	RCC, 183
ADC_TwoSamplingDelay_6Cycles	CFGR_OFFSET
ADC_delay_between_2_sampling_phases, 67	RCC, 183
ADC_TwoSamplingDelay_7Cycles	Channel
ADC_delay_between_2_sampling_phases, 67	ADC_ChannelConfTypeDef, 313
ADC_TwoSamplingDelay_8Cycles	channel
ADC_delay_between_2_sampling_phases, 67	analogin_s, 316
	ana.ogo, o 10

CIR_BYTE2_ADDRESS	CR2_CLOCK_CLEAR_MASK
RCC, 183	USART, 266
CIR_BYTE3_ADDRESS	CR2_EXTEN_RESET
RCC, 183	ADC, 12
CLK_FREQ	CR2_JEXTEN_RESET
platform.h, 352	ADC, 12
ClockPrescaler	CR2_JEXTSEL_RESET
_ADC_InitTypeDef, 311	ADC, 12
CMSIS, 307	CR3_CLEAR_MASK
CMSIS_device_header	USART, 267
RTE_Components.h, 422	CR_BYTE3_ADDRESS
comparator.c	RCC, 183
comparator_init, 339	CR_CLEAR_MASK
comparator_read, 339	ADC, 13
comparator.h	CR_CSSON_BB
comparator_init, 340	RCC, 183
comparator_read, 340	CR_HSION_BB
comparator_set_callback, 340	RCC, 183
comparator_set_trigger, 340	CR_OFFSET
ComparatorTriggerMode, 339	RCC, 183
CompBoth, 339	CR_PLLI2SON_BB
CompFalling, 339	RCC, 183
CompNone, 339	CR_PLLON_BB
CompRising, 339	RCC, 183
comparator_init	CSR_LSION_BB
comparator.c, 339	RCC, 183
comparator.h, 340	CSR_OFFSET
comparator_read	RCC, 183
comparator.c, 339	CSSON_BitNumber
comparator.h, 340	RCC, 183
comparator_set_callback	DAG BITO
comparator.h, 340	DAC_BITS
comparator_set_trigger	platform.h, 352
comparator.h, 340	DAC_MASK
ComparatorTriggerMode	platform.h, 352
comparator.h, 339	Data transfers functions, 149, 283
CompBoth	I2C_ReceiveData, 149
comparator.h, 339	I2C_SendData, 149
CompFalling	USART_ReceiveData, 283
comparator.h, 339	USART_SendData, 283
CompNone	DataAlign
comparator.h, 339	_ADC_InitTypeDef, 311
CompRising	DiscontinuousConvMode
comparator.h, 339	_ADC_InitTypeDef, 311
ContinuousConvMode	DMA transfers management functions, 152, 292
_ADC_InitTypeDef, 311	I2C_DMACmd, 152
CR1_AWDCH_RESET	I2C_DMALastTransferCmd, 153
ADC, 12	USART_DMACmd, 292
CR1_AWDMode_RESET	DMAContinuousRequests
ADC, 12	_ADC_InitTypeDef, 311
CR1_CLEAR_MASK	drivers/adc.c, 323
ADC, 12	drivers/adc.h, 325, 336
I2C, 124	drivers/comparator.c, 338
USART, 266	drivers/comparator.h, 339, 340
CR1_DISCNUM_RESET	drivers/gpio.c, 341
ADC, 12	drivers/gpio.h, 345, 348
CR2_CLEAR_MASK	drivers/i2c.c, 349
ADC, 12	drivers/i2c.h, 350, 351 drivers/platform.h, 351, 356

drivers/stm32f4xx_adc.c, 358	GPIO_Init, 92
drivers/stm32f4xx_adc.h, 361, 367	GPIO_Mode_AF, 90
drivers/stm32f4xx_gpio.c, 371	GPIO_Mode_AN, 90
drivers/stm32f4xx_gpio.h, 373, 377	GPIO_Mode_IN, 90
drivers/stm32f4xx_i2c.c, 380	GPIO_Mode_OUT, 90
drivers/stm32f4xx_i2c.h, 383, 388	GPIO_OType_OD, 90
drivers/stm32f4xx_rcc.c, 392	GPIO_OType_PP, 90
drivers/stm32f4xx_rcc.h, 396, 402	GPIO_PinAFConfig, 92
drivers/stm32f4xx_usart.c, 406	GPIO_PinLockConfig, 95
drivers/stm32f4xx_usart.h, 409, 413	GPIO_PuPd_DOWN, 90
drivers/timer.c, 415	GPIO_PuPd_NOPULL, 90
drivers/timer.h, 417, 418	GPIO_PuPd_UP, 90
drivers/uart.c, 418	GPIO_ReadInputData, 95
drivers/uart.h, 420, 421	GPIO_ReadInputDataBit, 95
	GPIO_ReadOutputData, 96
EOCSelection	GPIO_ReadOutputDataBit, 96
_ADC_InitTypeDef, 312	GPIO_ResetBits, 97
ErrorCode	GPIO_SetBits, 97
ADC_HandleTypeDef, 314	GPIO_Speed_100MHz, 92
ExternalTrigConv	GPIO_Speed_25MHz, 92
_ADC_InitTypeDef, 312	GPIO_Speed_2MHz, 92
ExternalTrigConvEdge	GPIO_Speed_50MHz, 92
_ADC_InitTypeDef, 312	GPIO_StructInit, 98
EXTI0_IRQHandler	GPIO ToggleBits, 98
gpio.c, 341	GPIO_Write, 98
EXTI15_10_IRQHandler	GPIO_WriteBit, 99
gpio.c, 341	GPIOMode_TypeDef, 90
EXTI1_IRQHandler	GPIOOType_TypeDef, 90
gpio.c, 342	GPIOPuPd_TypeDef, 90
EXTI2_IRQHandler	GPIOSpeed_TypeDef, 90
gpio.c, 342	IS_GPIO_ALL_PERIPH, 89
EXTI3_IRQHandler	IS_GPIO_BIT_ACTION, 89
gpio.c, 342	IS_GPIO_MODE, 89
EXTI4_IRQHandler	IS GPIO OTYPE, 89
gpio.c, 342	IS GPIO PUPD, 89
EXTI9 5 IRQHandler	IS GPIO SPEED, 89
gpio.c, 342	GPIO Alternate functions configuration function, 107
EXTI_port_set	GPIO_PinAFConfig, 107
gpio.c, 344	GPIO Read and Write, 102
0,	GPIO_ReadInputData, 102
Falling	GPIO_ReadInputDataBit, 103
gpio.h, 346	GPIO_ReadOutputData, 103
FLAG_MASK	GPIO_ReadOutputDataBit, 103
I2C, 124	GPIO ResetBits, 105
RCC, 183	GPIO_SetBits, 105
function	GPIO ToggleBits, 106
PinMap, 319	GPIO Write, 106
	GPIO WriteBit, 106
GET_PIN_INDEX	gpio.c
platform.h, 352	EXTI0_IRQHandler, 341
GET_PORT	EXTI15_10_IRQHandler, 341
platform.h, 352	EXTI1_IRQHandler, 342
GET_PORT_INDEX	EXTI2_IRQHandler, 342
platform.h, 352	EXTI3 IRQHandler, 342
GPIO, 87	EXTI4_IRQHandler, 342
Bit_RESET, 90	EXTI9_5_IRQHandler, 342
Bit_SET, 90	EXTI_port_set, 344
BitAction, 89	gpio_get, 342
GPIO Delnit. 92	9pio_9ot, 0 iz

gpio_get_range, 342	GPIO_Legacy, 122
gpio_set, 343	GPIO_AF_OTG_FS
gpio_set_callback, 343	GPIO_Alternat_function_selection_define, 118
gpio_set_mode, 343	GPIO_AF_OTG_HS
gpio_set_range, 343	GPIO_Alternat_function_selection_define, 118
gpio_set_trigger, 344	GPIO_AF_OTG_HS_FS
gpio_toggle, 344	GPIO_Alternat_function_selection_define, 118
IRQ_pin_index, 344	GPIO_AF_RTC_50Hz
IRQ_port_num, 344	GPIO_Alternat_function_selection_define, 118
IRQ_status, 344	GPIO_AF_SDIO
priority, 344	GPIO_Alternat_function_selection_define, 118
prioritygroup, 344	GPIO_AF_SPI1
gpio.h	GPIO_Alternat_function_selection_define, 118
Falling, 346	GPIO_AF_SPI2
gpio_get, 346	GPIO_Alternat_function_selection_define, 118
gpio_get_range, 346	GPIO_AF_SPI3
gpio_set, 346	GPIO_Alternat_function_selection_define, 119
gpio_set_callback, 347	GPIO_AF_SWJ
gpio_set_mode, 347	GPIO_Alternat_function_selection_define, 119
gpio_set_range, 347	GPIO_AF_TAMPER
gpio_set_trigger, 348	GPIO_Alternat_function_selection_define, 119
gpio_toggle, 348	GPIO_AF_TIM1
Input, 345	GPIO_Alternat_function_selection_define, 119
None, 346	GPIO_AF_TIM10
Output, 346	GPIO_Alternat_function_selection_define, 119
PinMode, 345	GPIO_AF_TIM11
PullDown, 346	GPIO_Alternat_function_selection_define, 119
PullUp, 346	GPIO_AF_TIM12
Reset, 345	GPIO_Alternat_function_selection_define, 119
Rising, 346	GPIO_AF_TIM13
TriggerMode, 346	GPIO_Alternat_function_selection_define, 119
GPIO_AF_CAN1	GPIO_AF_TIM14
GPIO_Alternat_function_selection_define, 116	GPIO_Alternat_function_selection_define, 119
GPIO_AF_CAN2	GPIO_AF_TIM2
GPIO_Alternat_function_selection_define, 116	GPIO_Alternat_function_selection_define, 120
GPIO_AF_DCMI	GPIO_AF_TIM3
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_ETH	GPIO_AF_TIM4
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_EVENTOUT	GPIO_AF_TIM5
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_FSMC	GPIO_AF_TIM8
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_I2C1	GPIO_AF_TIM9
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_I2C2	GPIO_AF_TRACE
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_I2C3	GPIO_AF_UART4
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_I2S3ext	GPIO_AF_UART5
GPIO_Alternat_function_selection_define, 117	GPIO_Alternat_function_selection_define, 120
GPIO_AF_MCO	GPIO_AF_USART1
GPIO_Alternat_function_selection_define, 118	GPIO_Alternat_function_selection_define, 121
GPIO_AF_OTG1_FS	GPIO_Alternation_coloring_define_101
GPIO_Legacy, 122	GPIO_AIT_USABT3
GPIO_AF_OTG2_FS	GPIO_APLOYMENT function, collection, define, 101
GPIO_Legacy, 122	GPIO_Alternat_function_selection_define, 121
GPIO_AF_OTG2_HS	GPIO_AF_USART6

GPIO_Alternat_function_selection_define, 121	GPIO Mode 317
	GPIO_Mode, 317
GPIO_Alternat_function_selection_define, 115	GPIO_OType, 317
GPIO_AF_CAN1, 116	GPIO_Pin, 317
GPIO_AF_CAN2, 116	GPIO_PuPd, 317
GPIO_AF_DCMI, 117	GPIO_Speed, 317
GPIO_AF_ETH, 117	Mode, 317
GPIO_AF_EVENTOUT, 117	Pin, 317
GPIO_AF_FSMC, 117	Pull, 317
GPIO_AF_I2C1, 117	Speed, 317
GPIO_AF_I2C2, 117	GPIO Legacy, 121
GPIO AF I2C3, 117	GPIO_AF_OTG1_FS, 122
GPIO AF I2S3ext, 117	GPIO_AF_OTG2_FS, 122
GPIO_AF_MCO, 118	GPIO_AF_OTG2_HS, 122
GPIO_AF_OTG_FS, 118	GPIO_Mode_AIN, 122
GPIO_AF_OTG_HS, 118	GPIO_MODE
GPIO_AF_OTG_HS_FS, 118	adc.h, 331
GPIO_AF_RTC_50Hz, 118	GPIO_Mode
GPIO_AF_SDIO, 118	GPIO_InitTypeDef, 317
GPIO_AF_SPI1, 118	GPIO_Mode_AF
GPIO_AF_SPI2, 118	GPIO, 90
GPIO_AF_SPI3, 119	GPIO_Mode_AIN
GPIO_AF_SWJ, 119	GPIO_Legacy, 122
GPIO AF TAMPER, 119	GPIO_Mode_AN
GPIO AF TIM1, 119	GPIO, 90
GPIO AF TIM10, 119	GPIO_Mode_IN
GPIO AF TIM11, 119	GPIO, 90
GPIO AF TIM12, 119	
:	GPIO_Mode_OUT
GPIO_AF_TIM13, 119	GPIO, 90
GPIO_AF_TIM14, 119	GPIO_NOPULL
GPIO_AF_TIM2, 120	adc.h, 331
GPIO_AF_TIM3, 120	GPIO_OType
GPIO_AF_TIM4, 120	GPIO_InitTypeDef, 317
GPIO_AF_TIM5, 120	GPIO_OType_OD
GPIO_AF_TIM8, 120	GPIO, 90
GPIO AF TIM9, 120	GPIO OType PP
GPIO AF TRACE, 120	GPIO, 90
GPIO AF UART4, 120	GPIO Pin
GPIO_AF_UART5, 120	GPIO_InitTypeDef, 317
GPIO AF USART1, 121	GPIO Pin 0
GPIO AF USART2, 121	GPIO_pins_define, 110
,	GPIO Pin 1
GPIO_AF_USART3, 121	
GPIO_AF_USART6, 121	GPIO_pins_define, 110
IS_GPIO_AF, 121	GPIO_Pin_10
GPIO_DeInit	GPIO_pins_define, 111
GPIO, 92	GPIO_Pin_11
Initialization and Configuration, 100	GPIO_pins_define, 111
GPIO_Exported_Constants, 110	GPIO_Pin_12
gpio_get	GPIO_pins_define, 111
gpio.c, 342	GPIO Pin 13
gpio.h, 346	GPIO_pins_define, 111
gpio_get_range	GPIO Pin 14
gpio.c, 342	GPIO_pins_define, 111
	- -
gpio.h, 346	GPIO_Pin_15
GPIO_Init	GPIO_pins_define, 111
GPIO, 92	GPIO_Pin_2
Initialization and Configuration, 100	GPIO_pins_define, 111
GPIO_InitTypeDef, 316	GPIO_Pin_3
Alternate, 317	GPIO_pins_define, 111

GPIO_Pin_4	IS_GPIO_PIN, 112
GPIO_pins_define, 111	GPIO_PinSource0
GPIO_Pin_5	GPIO_Pin_sources, 113
GPIO_pins_define, 111	GPIO_PinSource1
GPIO Pin 6	GPIO_Pin_sources, 113
GPIO_pins_define, 112	GPIO_PinSource10
GPIO_Pin_7	GPIO_Pin_sources, 113
GPIO_pins_define, 112	GPIO_PinSource11
GPIO_Pin_8	GPIO_Pin_sources, 113
GPIO_pins_define, 112	GPIO PinSource12
GPIO_Pin_9	GPIO_Pin_sources, 113
GPIO_pins_define, 112	GPIO_PinSource13
GPIO_Pin_All	GPIO_Pin_sources, 113
GPIO_pins_define, 112	GPIO_PinSource14
GPIO_Pin_sources, 113	GPIO_Pin_sources, 114
GPIO_PinSource0, 113	GPIO_PinSource15
GPIO_PinSource1, 113	GPIO_Pin_sources, 114
GPIO_PinSource10, 113	GPIO_PinSource2
GPIO PinSource11, 113	
	GPIO_Pin_sources, 114
GPIO_PinSource12, 113	GPIO_PinSource3
GPIO_PinSource13, 113	GPIO_Pin_sources, 114
GPIO_PinSource14, 114	GPIO_PinSource4
GPIO_PinSource15, 114	GPIO_Pin_sources, 114
GPIO_PinSource2, 114	GPIO_PinSource5
GPIO_PinSource3, 114	GPIO_Pin_sources, 114
GPIO_PinSource4, 114	GPIO_PinSource6
GPIO_PinSource5, 114	GPIO_Pin_sources, 114
GPIO_PinSource6, 114	GPIO_PinSource7
GPIO_PinSource7, 114	GPIO_Pin_sources, 114
GPIO_PinSource8, 114	GPIO_PinSource8
GPIO_PinSource9, 114	GPIO_Pin_sources, 114
IS_GPIO_PIN_SOURCE, 115	GPIO_PinSource9
GPIO_PinAFConfig	GPIO_Pin_sources, 114
GPIO, 92	GPIO_Private_Functions, 99
GPIO Alternate functions configuration function,	GPIO_PULLDOWN
107	adc.h, 331
GPIO_PinLockConfig	GPIO PULLUP
GPIO, 95	adc.h, 331
Initialization and Configuration, 101	GPIO PuPd
GPIO pins define, 110	GPIO InitTypeDef, 317
GPIO_Pin_0, 110	GPIO_PuPd_DOWN
GPIO_Pin_1, 110	GPIO, 90
GPIO_Pin_10, 111	GPIO_PuPd_NOPULL
GPIO_Pin_11, 111	GPIO, 90
GPIO Pin 12, 111	GPIO PuPd UP
GPIO_Pin_13, 111	GPIO, 90
GPIO Pin 14, 111	GPIO_ReadInputData
:	
GPIO_Pin_15, 111	GPIO, 95
GPIO_Pin_2, 111	GPIO Read and Write, 102
GPIO_Pin_3, 111	GPIO_ReadInputDataBit
GPIO_Pin_4, 111	GPIO, 95
GPIO_Pin_5, 111	GPIO Read and Write, 103
GPIO_Pin_6, 112	GPIO_ReadOutputData
GPIO_Pin_7, 112	GPIO, 96
GPIO_Pin_8, 112	GPIO Read and Write, 103
GPIO_Pin_9, 112	GPIO_ReadOutputDataBit
GPIO_Pin_All, 112	GPIO, 96
IS_GET_GPIO_PIN, 112	GPIO Read and Write, 103

GPIO_ResetBits	GPIOOType_TypeDef
GPIO, 97	GPIO, 90
GPIO Read and Write, 105	GPIOPuPd_TypeDef
gpio_set	GPIO, 90
gpio.c, 343	GPIOSpeed_TypeDef
gpio.h, 346	GPIO, 90
gpio_set_callback	
gpio.c, 343	HAL_ADC_STATE_AWD
gpio.h, 347	adc.h, 334
gpio_set_mode	HAL_ADC_STATE_BUSY
gpio.c, 343	adc.h, 334
	HAL_ADC_STATE_BUSY_INJ
gpio.h, 347	adc.h, 334
gpio_set_range	HAL_ADC_STATE_BUSY_INJ_REG
gpio.c, 343	
gpio.h, 347	adc.h, 334
gpio_set_trigger	HAL_ADC_STATE_BUSY_REG
gpio.c, 344	adc.h, 334
gpio.h, 348	HAL_ADC_STATE_EOC
GPIO_SetBits	adc.h, 334
GPIO, 97	HAL_ADC_STATE_EOC_INJ
GPIO Read and Write, 105	adc.h, 334
GPIO_Speed	HAL_ADC_STATE_EOC_INJ_REG
GPIO_InitTypeDef, 317	adc.h, 334
GPIO_Speed_100MHz	HAL_ADC_STATE_EOC_REG
GPIO, 92	adc.h, 334
GPIO_Speed_25MHz	HAL_ADC_STATE_ERROR
GPIO, 92	adc.h, 334
GPIO_Speed_2MHz	HAL_ADC_STATE_READY
GPIO, 92	adc.h, 333
	HAL_ADC_STATE_RESET
GPIO_Speed_50MHz	adc.h, 333
GPIO, 92	HAL_ADC_STATE_TIMEOUT
GPIO_SPEED_FAST	adc.h, 334
adc.h, 331	
GPIO_SPEED_HIGH	HAL_ADC_StateTypeDef
adc.h, 331	adc.h, 333
GPIO_SPEED_LOW	HAL_LOCKED
adc.h, 331	adc.h, 334
GPIO_SPEED_MEDIUM	HAL_LockTypeDef
adc.h, 331	adc.h, 334
GPIO_StructInit	HAL_UNLOCKED
GPIO, 98	adc.h, 334
Initialization and Configuration, 101	Halfduplex mode function, 287
gpio_toggle	USART_HalfDuplexCmd, 288
gpio.c, 344	HCLK_Frequency
gpio.h, 348	RCC_ClocksTypeDef, 319
GPIO ToggleBits	HSE STARTUP TIMEOUT
GPIO, 98	stm32f4xx_rcc.c, 396
GPIO Read and Write, 106	HSE_VALUE
	stm32f4xx_rcc.c, 396
GPIO_Write	STM32F4xx_System_Private_Includes, 308
GPIO, 98	HSI_VALUE
GPIO Read and Write, 106	
GPIO_WriteBit	stm32f4xx_rcc.c, 396
GPIO, 99	STM32F4xx_System_Private_Includes, 308
GPIO Read and Write, 106	HSION_BitNumber
GPIOA_BASE	RCC, 184
adc.h, 332	100, 100
GPIOMode_TypeDef	12C, 122
GPIO, 90	CR1_CLEAR_MASK, 124
	FLAG_MASK, 124

I2C_AcknowledgeConfig, 124	I2C_acknowledged_address, 165
I2C_ARPCmd, 125	I2C_AcknowledgedAddress_7bit
I2C_CalculatePEC, 125	I2C_acknowledged_address, 165
I2C_CheckEvent, 125	I2C_acknowledgement, 164
I2C_ClearFlag, 127	I2C_Ack_Disable, 164
I2C_ClearITPendingBit, 127	I2C_Ack_Enable, 164
I2C_Cmd, 128	IS_I2C_ACK_STATE, 164
I2C_Delnit, 129	I2C_ARPCmd
I2C_DMACmd, 129	I2C, 125
I2C_DMALastTransferCmd, 129	Initialization and Configuration functions, 142
I2C_DualAddressCmd, 130	I2C_CalculatePEC
I2C_FastModeDutyCycleConfig, 130	I2C, 125
I2C_GeneralCallCmd, 130	PEC management functions, 150
I2C_GenerateSTART, 131	I2C_CheckEvent
I2C_GenerateSTOP, 131	I2C, 125
I2C_GetFlagStatus, 131	Interrupts events and flags management functions
I2C_GetITStatus, 132	155
I2C_GetLastEvent, 133	I2C_ClearFlag
I2C_GetPEC, 134	I2C, 127
I2C_Init, 134	Interrupts events and flags management functions
I2C_ITConfig, 134	156
I2C_NACKPositionConfig, 135	I2C ClearITPendingBit
I2C_OwnAddress2Config, 136	I2C, 127
I2C_PECPositionConfig, 136	Interrupts events and flags management functions.
I2C_ReadRegister, 137	157
I2C_ReceiveData, 137	I2C_clock_speed, 179
I2C_Send7bitAddress, 138	IS_I2C_CLOCK_SPEED, 179
I2C_SendData, 138	I2C_ClockSpeed
I2C_SMBusAlertConfig, 138	I2C_InitTypeDef, 318
I2C_SoftwareResetCmd, 139	I2C_Cmd
I2C_StretchClockCmd, 139	I2C, 128
I2C_StructInit, 140	Initialization and Configuration functions, 142
	I2C Delnit
I2C_TransmitPEC, 140	-
ITEN_MASK, 124	I2C, 129
i2c.c	Initialization and Configuration functions, 143
i2c_init, 349	I2C_Direction_Receiver
i2c_read, 349	I2C_transfer_direction, 165
i2c_write, 349	I2C_Direction_Transmitter
i2c.h	I2C_transfer_direction, 165
i2c_init, 350	I2C_DMACmd
i2c_read, 350	DMA transfers management functions, 152
i2c_write, 350	I2C, 129
I2C_Ack	I2C_DMALastTransferCmd
I2C_InitTypeDef, 318	DMA transfers management functions, 153
I2C_Ack_Disable	I2C, 129
I2C_acknowledgement, 164	I2C_DualAddressCmd
I2C_Ack_Enable	I2C, 130
I2C_acknowledgement, 164	Initialization and Configuration functions, 143
I2C_AcknowledgeConfig	I2C_duty_cycle_in_fast_mode, 163
I2C, 124	I2C_DutyCycle_16_9, 163
Initialization and Configuration functions, 142	I2C_DutyCycle_2, 163
I2C_acknowledged_address, 165	IS_I2C_DUTY_CYCLE, 164
I2C_AcknowledgedAddress_10bit, 165	I2C_DutyCycle
I2C_AcknowledgedAddress_7bit, 165	I2C_InitTypeDef, 318
IS_I2C_ACKNOWLEDGE_ADDRESS, 166	I2C_DutyCycle_16_9
I2C_AcknowledgedAddress	I2C_duty_cycle_in_fast_mode, 163
I2C_InitTypeDef, 318	I2C_DutyCycle_2
I2C_AcknowledgedAddress_10bit	I2C_duty_cycle_in_fast_mode, 163

I2C_EVENT_MASTER_BYTE_RECEIVED	I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATC	HED,
I2C_Events, 176	178	OC MATOU
I2C_EVENT_MASTER_BYTE_TRANSMITTED	I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRE	3S_MATCH
I2C_Events, 176	179	
I2C_EVENT_MASTER_BYTE_TRANSMITTING	IS_I2C_EVENT, 179	
I2C_Events, 176	2C_Exported_Constants, 162	
I2C_EVENT_MASTER_MODE_ADDRESS10	IS_I2C_ALL_PERIPH, 162	
I2C_Events, 176	2C_FastModeDutyCycleConfig	
I2C_EVENT_MASTER_MODE_SELECT	I2C, 130	
I2C_Events, 177	Initialization and Configuration functions, 143	
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED		
I2C_Events, 177	I2C_flags_definition, 172	
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELEC	END_FLAG_ADDR	
I2C_Events, 177	I2C_flags_definition, 172	
I2C_EVENT_SLAVE_ACK_FAILURE	2C_FLAG_AF	
I2C_Events, 177	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_BYTE_RECEIVED	2C_FLAG_ARLO	
I2C_Events, 177	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_BYTE_TRANSMITTED	2C_FLAG_BERR	
I2C_Events, 178	I2C_flags_definition, 173	
12C EVENT SLAVE BYTE TRANSMITTING	2C_FLAG_BTF	
I2C_Events, 178	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCI		
I2C_Events, 178	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED	_ • -	
I2C_Events, 178	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_I		
I2C_Events, 178	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_STOP_DETECTED	2C_FLAG_MSL	
I2C_Events, 178 I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATC	I2C_flags_definition, 173	
I2C_Events, 178	I2C_flags_definition, 173	
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRE		
I2C_Events, 179	I2C_flags_definition, 173	
I2C_Events, 175	2C_FLAG_RXNE	
I2C_EVENT_MASTER_BYTE_RECEIVED, 176	I2C_flags_definition, 174	
I2C_EVENT_MASTER_BYTE_TRANSMITTED,	2C_FLAG_SB	
176	I2C_flags_definition, 174	
I2C_EVENT_MASTER_BYTE_TRANSMITTING,	2C_FLAG_SMBALERT	
176	I2C_flags_definition, 174	
I2C_EVENT_MASTER_MODE_ADDRESS10, 176	2C_FLAG_SMBDEFAULT	
I2C_EVENT_MASTER_MODE_SELECT, 177	I2C_flags_definition, 174	
I2C_EVENT_MASTER_RECEIVER_MODE_SELEC	EO _FLAG_SMBHOST	
177	I2C_flags_definition, 174	
I2C_EVENT_MASTER_TRANSMITTER_MODE_SE	ECTED AG_STOPF	
177	I2C_flags_definition, 174	
I2C_EVENT_SLAVE_ACK_FAILURE, 177	2C FLAG TIMEOUT	
I2C_EVENT_SLAVE_BYTE_RECEIVED, 177	I2C flags definition, 174	
I2C EVENT SLAVE BYTE TRANSMITTED, 178	2C FLAG TRA	
I2C_EVENT_SLAVE_BYTE_TRANSMITTING,	I2C_flags_definition, 174	
178	2C FLAG TXE	
I2C_EVENT_SLAVE_GENERALCALLADDRESS_M	- -	
178	2C_flags_definition, 172	
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATO	_ ·	
178	I2C_FLAG_ADDR, 172	
176 12C_EVENT_SLAVE_RECEIVER_SECONDADDRE		
178 I2C EVENT SLAVE STOP DETECTED. 178	I2C_FLAG_ARLO, 173 I2C_FLAG_BERR. 173	
IZU LVLINI OLAVE OTUF DETEUTED. 1/0	ICO I LAG DETITI. 1/3	

	I2C FLAG BTF, 173	I2C_IT_AF, 170
	I2C_FLAG_BUSY, 173	I2C_IT_ARLO, 170
	I2C_FLAG_DUALF, 173	I2C_IT_BERR, 170
	I2C_FLAG_GENCALL, 173	I2C_IT_BTF, 170
	I2C_FLAG_MSL, 173	I2C_IT_BUF, 170
	I2C_FLAG_OVR, 173	I2C_IT_ERR, 170
	I2C_FLAG_PECERR, 173	I2C_IT_EVT, 170
	I2C_FLAG_RXNE, 174	I2C_IT_OVR, 170
	I2C_FLAG_SB, 174	I2C_IT_PECERR, 171
	I2C_FLAG_SMBALERT, 174	I2C_IT_RXNE, 171
	I2C_FLAG_SMBDEFAULT, 174	I2C_IT_SB, 171
	I2C_FLAG_SMBHOST, 174	I2C_IT_SMBALERT, 171
	I2C_FLAG_STOPF, 174	I2C_IT_STOPF, 171
	I2C_FLAG_TIMEOUT, 174	I2C_IT_TIMEOUT, 171
	I2C_FLAG_TRA, 174	I2C_IT_TXE, 171
	I2C_FLAG_TXE, 174	IS_I2C_CLEAR_IT, 171
	IS_I2C_CLEAR_FLAG, 174	IS_I2C_CONFIG_IT, 171
	IS_I2C_GET_FLAG, 175	IS_I2C_GET_IT, 171
I2C_	_GeneralCallCmd	I2C_IT_ADD10
	I2C, 130	I2C_interrupts_definition, 170
	Initialization and Configuration functions, 144	I2C_IT_ADDR
I2C_	_GenerateSTART	I2C_interrupts_definition, 170
	I2C, 131	I2C_IT_AF
	Initialization and Configuration functions, 144	I2C_interrupts_definition, 170
I2C_	_GenerateSTOP	I2C_IT_ARLO
	I2C, 131	I2C_interrupts_definition, 170
	Initialization and Configuration functions, 145	I2C_IT_BERR
I2C_	_GetFlagStatus	I2C_interrupts_definition, 170
	I2C, 131	I2C_IT_BTF
	Interrupts events and flags management functions,	I2C_interrupts_definition, 170
	158	I2C_IT_BUF
I2C_	GetITStatus	I2C_interrupts_definition, 170
	I2C, 132	I2C_IT_ERR
	Interrupts events and flags management functions,	I2C_interrupts_definition, 170
	159	I2C_IT_EVT
12C_	_GetLastEvent	I2C_interrupts_definition, 170
	I2C, 133	I2C_IT_OVR
	Interrupts events and flags management functions,	I2C_interrupts_definition, 170
100	160 CotPEC	I2C_IT_PECERR
120_	_GetPEC	I2C_interrupts_definition, 171 I2C_IT_RXNE
	I2C, 134 PEC management functions, 151	I2C_interrupts_definition, 171
I2C_		I2C_IT_SB
120_	I2C, 134	I2C_interrupts_definition, 171
	Initialization and Configuration functions, 145	I2C_IT_SMBALERT
i2c_	-	I2C_interrupts_definition, 171
120_	i2c.c, 349	I2C_IT_STOPF
	i2c.h, 350	I2C_interrupts_definition, 171
12C	InitTypeDef, 318	I2C IT TIMEOUT
	I2C_Ack, 318	I2C_interrupts_definition, 171
	I2C_AcknowledgedAddress, 318	I2C_IT_TXE
	I2C_ClockSpeed, 318	I2C_interrupts_definition, 171
	I2C_DutyCycle, 318	I2C_ITConfig
	I2C_Mode, 318	I2C, 134
	I2C_OwnAddress1, 318	Interrupts events and flags management functions
I2C	interrupts_definition, 169	161
	I2C_IT_ADD10, 170	I2C_Mode
	I2C_IT_ADDR, 170	I2C_InitTypeDef, 318
	·	- /

I2C_mode, 162	I2C_registers, 166
I2C_Mode_I2C, 163	I2C_Register_OAR1
I2C_Mode_SMBusDevice, 163	I2C_registers, 166
I2C_Mode_SMBusHost, 163	I2C_Register_OAR2
IS_I2C_MODE, 163	I2C_registers, 167
I2C_Mode_I2C	I2C_Register_SR1
I2C_mode, 163	I2C_registers, 167
I2C_Mode_SMBusDevice	I2C_Register_SR2
I2C mode, 163	I2C_registers, 167
I2C_Mode_SMBusHost	I2C_Register_TRISE
I2C_mode, 163	I2C registers, 167
I2C_NACK_position, 167	I2C_registers, 166
I2C_NACKPosition_Current, 167	I2C_Register_CCR, 166
I2C_NACKPosition_Next, 167	I2C_Register_CR1, 166
IS_I2C_NACK_POSITION, 168	I2C_Register_CR2, 166
I2C_NACKPosition_Current	I2C_Register_DR, 166
I2C_NACK_position, 167	I2C_Register_OAR1, 166
I2C_NACKPosition_Next	I2C_Register_OAR2, 167
I2C_NACK_position, 167	I2C_Register_SR1, 167
I2C NACKPositionConfig	I2C Register SR2, 167
I2C, 135	I2C_Register_TRISE, 167
Initialization and Configuration functions, 145	IS_I2C_REGISTER, 167
I2C_own_address1, 179	I2C Send7bitAddress
IS_I2C_OWN_ADDRESS1, 179	
I2C_OwnAddress1	Initialization and Configuration functions, 147
	I2C SendData
I2C_OwnAddress2Config	Data transfers functions, 149
	I2C, 138
Initialization and Configuration functions, 146	I2C_SMBus_alert_pin_level, 168
I2C_PEC_position, 168	I2C_SMBusAlert_High, 168
I2C_PECPosition_Current, 169	I2C_SMBusAlert_Low, 168
I2C_PECPosition_Next, 169	IS_I2C_SMBUS_ALERT, 168
IS_I2C_PEC_POSITION, 169	I2C_SMBusAlert_High
I2C PECPosition Current	I2C_SMBus_alert_pin_level, 168
I2C_PEC_position, 169	I2C_SMBusAlert_Low
I2C_PECPosition_Next	I2C_SMBus_alert_pin_level, 168
I2C_PEC_position, 169	I2C_SMBusAlertConfig
I2C_PECPositionConfig	I2C, 138
I2C, 136	Initialization and Configuration functions, 147
PEC management functions, 151	I2C SoftwareResetCmd
I2C_Private_Functions, 140	I2C, 139
i2c read	Initialization and Configuration functions, 147
i2c.c, 349	I2C StretchClockCmd
i2c.h, 350	I2C, 139
I2C_ReadRegister	Initialization and Configuration functions, 148
I2C, 137	I2C_StructInit
Interrupts events and flags management functions,	I2C, 140
161	Initialization and Configuration functions, 148
I2C_ReceiveData	I2C_transfer_direction, 165
Data transfers functions, 149	I2C_Direction_Receiver, 165
I2C, 137	I2C_Direction_Transmitter, 165
I2C_Register_CCR	IS_I2C_DIRECTION, 165
I2C_registers, 166	I2C_TransmitPEC
I2C_Register_CR1	I2C, 140
I2C_registers, 166	PEC management functions, 152
I2C_Register_CR2	i2c_write
I2C_registers, 166	i2c.c, 349
I2C_Register_DR	i2c.h, 350
120_110910101_011	1_0.11, 000

I2SSRC_BitNumber	Internal and external clocks, PLL, CSS and MCO config-
RCC, 184	uration functions, 212
Init	RCC_AdjustHSICalibrationValue, 213
ADC_HandleTypeDef, 314	RCC_ClockSecuritySystemCmd, 214
Initialization and Configuration, 99	RCC_DeInit, 214
GPIO_Delnit, 100	RCC_HSEConfig, 215
GPIO_Init, 100	RCC_HSICmd, 215
GPIO_PinLockConfig, 101	RCC_LSEConfig, 216
GPIO_StructInit, 101	RCC LSICmd, 216
Initialization and Configuration functions, 34, 141, 279	RCC_MCO1Config, 217
ADC_Cmd, 35	RCC_MCO2Config, 217
ADC_CommonInit, 35	RCC_PLLCmd, 218
ADC_CommonStructInit, 35	RCC_PLLConfig, 218
ADC_Delnit, 36	RCC_PLLI2SCmd, 220
ADC_Init, 36	RCC_PLLI2SConfig, 220
ADC_StructInit, 36	RCC_WaitForHSEStartUp, 221
I2C_AcknowledgeConfig, 142	Interrupts and flags management functions, 56, 241, 292
I2C_ARPCmd, 142	ADC_ClearFlag, 58
I2C_Cmd, 142	ADC_ClearITPendingBit, 58
I2C_DeInit, 143	ADC_GetFlagStatus, 59
I2C_DualAddressCmd, 143	ADC_GetITStatus, 59
I2C_FastModeDutyCycleConfig, 143	ADC_ITConfig, 60
I2C_GeneralCallCmd, 144	RCC_ClearFlag, 241
I2C_GenerateSTART, 144	RCC_ClearITPendingBit, 242
I2C_GenerateSTOP, 145	RCC_GetFlagStatus, 242
I2C_Init, 145	RCC_GetITStatus, 243
I2C_NACKPositionConfig, 145	RCC_ITConfig, 244
I2C_OwnAddress2Config, 146	USART_ClearFlag, 294
I2C_Send7bitAddress, 147	USART_ClearITPendingBit, 294
I2C_SMBusAlertConfig, 147	USART_GetFlagStatus, 295
I2C_SoftwareResetCmd, 147	USART_GetITStatus, 296
I2C_StretchClockCmd, 148	USART_ITConfig, 296
I2C_StructInit, 148	Interrupts events and flags management functions, 153
USART_ClockInit, 280	I2C_CheckEvent, 155
USART_ClockStructInit, 280	I2C_ClearFlag, 156
USART_Cmd, 280	I2C_ClearITPendingBit, 157
USART_DeInit, 281	I2C_GetFlagStatus, 158
USART_Init, 281	I2C_GetITStatus, 159
USART_OneBitMethodCmd, 281	I2C_GetLastEvent, 160
USART_OverSampling8Cmd, 281	I2C_ITConfig, 161
USART_SetPrescaler, 282	I2C_ReadRegister, 161
USART_StructInit, 282	IrDA mode functions, 290
Injected channels Configuration functions, 49	USART_IrDACmd, 291
ADC_AutoInjectedConvCmd, 50	USART_IrDAConfig, 291
ADC_ExternalTrigInjectedConvConfig, 50	IRQ_pin_index
ADC_ExternalTrigInjectedConvEdgeConfig, 51	gpio.c, 344
ADC_GetInjectedConversionValue, 52	IRQ_port_num
ADC_GetSoftwareStartInjectedConvCmdStatus,	gpio.c, 344
52	IRQ_status
ADC_InjectedChannelConfig, 53	gpio.c, 344
ADC_InjectedDiscModeCmd, 55	IS_ADC_ALL_PERIPH
ADC_InjectedSequencerLengthConfig, 55	ADC_Exported_Constants, 61
ADC_SetInjectedOffset, 55	IS_ADC_ANALOG_WATCHDOG
ADC_SoftwareStartInjectedConv, 56	ADC_analog_watchdog_selection, 82
Input	IS_ADC_CHANNEL
gpio.h, 345	ADC_channels, 76
Instance	IS_ADC_CLEAR_FLAG
ADC_HandleTypeDef, 314	ADC_flags_definition, 84

IS_ADC_DATA_ALIGN	GPIO, 89
ADC_data_align, 73	IS_GPIO_PIN
IS_ADC_DMA_ACCESS_MODE	GPIO_pins_define, 112
ADC_Direct_memory_access_mode_for_multi_mod	eJS_GPIO_PIN_SOURCE
65	GPIO_Pin_sources, 115
IS_ADC_EXT_INJEC_TRIG	IS_GPIO_PUPD
ADC_extrenal_trigger_sources_for_injected_channel	els_con@ @ nt@onto,9
80	IS_GPIO_SPEED
IS_ADC_EXT_INJEC_TRIG_EDGE	GPIO, 89
ADC_external_trigger_edge_for_injected_channels_	_cls3 <u>nvla2Gio</u> AhÇK_STATE
78	I2C_acknowledgement, 164
IS_ADC_EXT_TRIG	IS_I2C_ACKNOWLEDGE_ADDRESS
ADC_extrenal_trigger_sources_for_regular_channe	ls_con v@csianc knowledged_address, 166
72	IS_I2C_ALL_PERIPH
IS_ADC_EXT_TRIG_EDGE	I2C_Exported_Constants, 162
ADC_external_trigger_edge_for_regular_channels_	col8 <u>vel</u> 2\$0o_10;LEAR_FLAG
69	I2C_flags_definition, 174
IS_ADC_GET_FLAG	IS_I2C_CLEAR_IT
ADC_flags_definition, 84	I2C_interrupts_definition, 171
IS_ADC_INJECTED_CHANNEL	IS_I2C_CLOCK_SPEED
ADC_injected_channel_selection, 81	I2C_clock_speed, 179
IS_ADC_INJECTED_LENGTH	IS_I2C_CONFIG_IT
ADC_injected_length, 86	I2C_interrupts_definition, 171
IS_ADC_INJECTED_RANK	IS_I2C_DIRECTION
ADC_injected_rank, 86	I2C_transfer_direction, 165
IS_ADC_IT	IS_I2C_DUTY_CYCLE
ADC_interrupts_definition, 83	I2C_duty_cycle_in_fast_mode, 164
IS_ADC_MODE	IS_I2C_EVENT
ADC_Common_mode, 63	I2C_Events, 179
IS_ADC_OFFSET	IS_I2C_GET_FLAG
ADC_injected_offset, 85	I2C_flags_definition, 175
IS_ADC_PRESCALER	IS_I2C_GET_IT
ADC_Prescaler, 64	I2C_interrupts_definition, 171
IS_ADC_REGULAR_DISC_NUMBER	IS_I2C_MODE
ADC_regular_discontinuous_mode_number, 87	I2C_mode, 163
IS_ADC_REGULAR_LENGTH	IS_I2C_NACK_POSITION
ADC_regular_length, 86	I2C_NACK_position, 168
IS_ADC_REGULAR_RANK	IS_I2C_OWN_ADDRESS1
ADC_regular_rank, 87	I2C_own_address1, 179
IS_ADC_RESOLUTION	IS_I2C_PEC_POSITION
ADC_resolution, 69	I2C_PEC_position, 169
IS_ADC_SAMPLE_TIME	IS_I2C_REGISTER
ADC_sampling_times, 77	I2C_registers, 167
IS_ADC_SAMPLING_DELAY	IS_I2C_SMBUS_ALERT
ADC_delay_between_2_sampling_phases, 68	I2C_SMBus_alert_pin_level, 168
IS_ADC_THRESHOLD	IS_RCC_AHB1_CLOCK_PERIPH
ADC_thresholds, 85	RCC_AHB1_Peripherals, 254
IS_GET_GPIO_PIN	IS_RCC_AHB1_LPMODE_PERIPH
GPIO_pins_define, 112	RCC_AHB1_Peripherals, 254
IS_GPIO_AF	IS_RCC_AHB1_RESET_PERIPH
GPIO_Alternat_function_selection_define, 121	RCC_AHB1_Peripherals, 254
IS_GPIO_ALL_PERIPH	IS_RCC_AHB2_PERIPH
GPIO, 89	RCC_AHB2_Peripherals, 256
IS_GPIO_BIT_ACTION	IS_RCC_AHB3_PERIPH
GPIO, 89	RCC_AHB3_Peripherals, 257
IS_GPIO_MODE	IS_RCC_APB1_PERIPH
GPIO, 89	RCC_APB1_Peripherals, 257
IS_GPIO_OTYPE	IS_RCC_APB2_PERIPH

RCC_APB2_Peripherals, 259	USART_Flags, 306
IS_RCC_APB2_RESET_PERIPH	IS_USART_CLEAR_IT
RCC_APB2_Peripherals, 259	USART_Interrupt_definition, 303
IS_RCC_CALIBRATION_VALUE	IS_USART_CLOCK
RCC_Flag, 263	USART_Clock, 301
IS_RCC_CLEAR_IT	IS_USART_CONFIG_IT
RCC_Interrupt_Source, 249	USART_Interrupt_definition, 303
IS_RCC_FLAG	IS_USART_CPHA
RCC_Flag, 263	USART_Clock_Phase, 301
IS_RCC_GET_IT	IS_USART_CPOL
RCC_Interrupt_Source, 249	USART_Clock_Polarity, 301
IS_RCC_HCLK	IS_USART_DATA
RCC_AHB_Clock_Source, 247	USART_Flags, 306
IS_RCC_HSE	IS_USART_DMAREQ
RCC_HSE_configuration, 245	USART_DMA_Requests, 304
IS_RCC_I2SCLK_SOURCE	IS_USART_FLAG
RCC_I2S_Clock_Source, 253	USART_Flags, 307
IS RCC IT	IS_USART_GET_IT
RCC_Interrupt_Source, 249	USART_Interrupt_definition, 303
IS_RCC_LSE	IS_USART_HARDWARE_FLOW_CONTROL
RCC_LSE_Configuration, 250	USART_Hardware_Flow_Control, 300
IS_RCC_MCO1DIV	IS_USART_IRDA_MODE
RCC_MCO1_Clock_Source_Prescaler, 261	USART_IrDA_Low_Power, 306
IS RCC MCO1SOURCE	
	IS_USART_LASTBIT
RCC_MCO1_Clock_Source_Prescaler, 261	USART_Last_Bit, 302
IS_RCC_MCO2DIV	IS_USART_LIN_BREAK_DETECT_LENGTH
RCC_MCO2_Clock_Source_Prescaler, 262	USART_LIN_Break_Detection_Length, 305
IS_RCC_MCO2SOURCE	IS_USART_MODE
RCC_MCO2_Clock_Source_Prescaler, 262	USART_Mode, 300
IS_RCC_PCLK	IS_USART_PARITY
RCC_APB1_APB2_Clock_Source, 248	USART_Parity, 299
IS_RCC_PLL_SOURCE	IS_USART_STOPBITS
RCC_PLL_Clock_Source, 245	USART_Stop_Bits, 298
IS_RCC_PLLI2SN_VALUE	IS_USART_WAKEUP
RCC_PLL_Clock_Source, 245	USART_WakeUp_methods, 305
IS_RCC_PLLI2SR_VALUE	IS_USART_WORD_LENGTH
RCC_PLL_Clock_Source, 246	USART_Word_Length, 298
IS_RCC_PLLM_VALUE	IT_MASK
RCC_PLL_Clock_Source, 246	USART, 267
IS RCC PLLN VALUE	ITEN MASK
RCC PLL Clock Source, 246	
IS_RCC_PLLP_VALUE	
RCC_PLL_Clock_Source, 246	JDR_OFFSET
IS RCC PLLQ VALUE	ADC, 13
RCC_PLL_Clock_Source, 246	JSQR_JL_RESET
IS RCC RTCCLK SOURCE	ADC, 13
RCC_RTC_Clock_Source, 251	JSQR_JL_SET
IS RCC SYSCLK SOURCE	ADC, 13
	JSQR_JSQ_SET
RCC_System_Clock_Source, 246	ADC, 13
IS_USART_1236_PERIPH	ADO, 13
USART_Exported_Constants, 297	LED OFF
IS_USART_ADDRESS	platform.h, 352
USART_Flags, 306	LED ON
IS_USART_ALL_PERIPH	platform.h, 353
USART_Exported_Constants, 298	•
IS_USART_BAUDRATE	LIN mode functions, 285
USART_Flags, 306	USART_LINBreakDetectLengthConfig, 286
IS_USART_CLEAR_FLAG	USART_LINCmd, 287
	USART SendBreak, 287

Lock	platform.h, 353
ADC_HandleTypeDef, 314	P_DBG_MAIN
LSION_BitNumber	platform.h, 353
RCC, 184	P_IR
ti-	platform.h, 353
main	P_LCD_DATA4
main.c, 424	platform.h, 353
main.c main, 424	P_LCD_DATA5
my_sqrt_fixed_point, 424	platform.h, 353
my_sqrt_int, 426	P_LCD_DATA6
Mode	platform.h, 353
GPIO_InitTypeDef, 317	P_LCD_DATA7
MultiProcessor Communication functions, 284	platform.h, 353 P LCD E
USART_ReceiverWakeUpCmd, 284	platform.h, 353
USART_SetAddress, 285	P LCD RS
USART_WakeUpConfig, 285	platform.h, 353
my_sqrt_fixed_point	P LCD RW
main.c, 424	platform.h, 353
my_sqrt_int	P LED B
main.c, 426	platform.h, 353
	P LED G
NbrOfConversion	platform.h, 354
_ADC_InitTypeDef, 312	P LED R
NbrOfCurrentConversionRank	platform.h, 354
ADC_HandleTypeDef, 314	P PERIOD
NbrOfDiscConversion	platform.h, 354
_ADC_InitTypeDef, 312	P RX
NC	platform.h, 354
platform.h, 356	P_SAMPLE
None	platform.h, 354
gpio.h, 346	P_SCL
Objects/adc.d, 422	platform.h, 354
Objects/comparator.d, 422	P_SDA
Objects/gpio.d, 422	platform.h, 354
Objects/i2c.d, 422	P_SPEAKER
Objects/main.d, 422	platform.h, 354
Objects/startup_stm32f401xe.d, 422	P_SW
Objects/stm32f4xx_adc.d, 422	platform.h, 354
Objects/stm32f4xx_gpio.d, 422	P_SW_CR
Objects/stm32f4xx_i2c.d, 422	platform.h, 354
Objects/stm32f4xx_rcc.d, 422	P_SW_DN
Objects/stm32f4xx_usart.d, 422	platform.h, 354 P SW LT
Objects/system_stm32f4xx.d, 422	platform.h, 354
Objects/timer.d, 422	P_SW_RT
Objects/uart.d, 422	platform.h, 354
Offset	P SW UP
ADC_ChannelConfTypeDef, 313	platform.h, 354
Output	P TX
gpio.h, 346	platform.h, 354
D ADC	PA 0
P_ADC	platform.h, 355
platform.h, 353 P CMP NEG	PA_1
platform.h, 353	platform.h, 355
P_CMP_PLUS	PA_10
platform.h, 353	platform.h, 355
P DBG ISR	PA_11

platform.h, 355	platform.h, 355
PA_12	PC_10
platform.h, 355	platform.h, 355
PA_13	PC_11
platform.h, 355	platform.h, 356
PA_14	PC_12
platform.h, 355	platform.h, 356
PA_15	PC_13
platform.h, 355	platform.h, 356
PA_2	PC_14
platform.h, 355	platform.h, 356
PA_3	PC_15
platform.h, 355	platform.h, 356 PC 2
PA_4	-
platform.h, 355 PA 5	platform.h, 355 PC 3
platform.h, 355	-
PA 6	platform.h, 355 PC 4
platform.h, 355	platform.h, 355
PA 7	PC 5
platform.h, 355	platform.h, 355
PA 8	PC 6
platform.h, 355	platform.h, 355
PA 9	PC 7
platform.h, 355	platform.h, 355
PB 0	PC 8
platform.h, 355	platform.h, 355
PB 1	PC 9
platform.h, 355	platform.h, 355
PB 10	PCLK1_Frequency
platform.h, 355	RCC_ClocksTypeDef, 319
PB 12	PCLK2_Frequency
platform.h, 355	RCC_ClocksTypeDef, 319
PB 13	PD 2
platform.h, 355	platform.h, 356
PB 14	PEC management functions, 150
platform.h, 355	I2C_CalculatePEC, 150
PB 15	I2C_GetPEC, 151
platform.h, 355	I2C_PECPositionConfig, 151
PB_2	I2C_TransmitPEC, 152
platform.h, 355	peripheral
PB_3	PinMap, 319
platform.h, 355	Peripheral clocks configuration functions, 226
PB_4	RCC_AHB1PeriphClockCmd, 227
platform.h, 355	RCC_AHB1PeriphClockLPModeCmd, 228
PB_5	RCC_AHB1PeriphResetCmd, 229
platform.h, 355	RCC_AHB2PeriphClockCmd, 230
PB_6	RCC_AHB2PeriphClockLPModeCmd, 231
platform.h, 355	RCC_AHB2PeriphResetCmd, 231
PB_7	RCC_AHB3PeriphClockCmd, 232
platform.h, 355	RCC_AHB3PeriphClockLPModeCmd, 232
PB_8	RCC_AHB3PeriphResetCmd, 233
platform.h, 355	RCC_APB1PeriphClockCmd, 233
PB_9	RCC_APB1PeriphClockLPModeCmd, 234
platform.h, 355	RCC_APB1PeriphResetCmd, 235
PC_0	RCC_APB2PeriphClockCmd, 236
platform.h, 355	RCC_APB2PeriphClockLPModeCmd, 237
PC_1	RCC_APB2PeriphResetCmd, 238

RCC_BackupResetCmd, 239	P_LCD_DATA5, 353
RCC I2SCLKConfig, 239	P LCD DATA6, 353
RCC_RTCCLKCmd, 240	P LCD DATA7, 353
RCC_RTCCLKConfig, 240	P LCD E, 353
	:
PH_0	P_LCD_RS, 353
platform.h, 356	P_LCD_RW, 353
PH_1	P_LED_B, 353
platform.h, 356	P_LED_G, 354
Pin	P LED R, 354
GPIO InitTypeDef, 317	P PERIOD, 354
platform.h, 355	P RX, 354
·	P SAMPLE, 354
pin	_ ′
analogin_s, 316	P_SCL, 354
PinMap, 319	P_SDA, 354
pin_function	P_SPEAKER, 354
adc.c, 324	P_SW, 354
adc.h, 335	P SW CR, 354
PinMap, 319	P SW DN, 354
function, 319	P SW LT, 354
peripheral, 319	P SW RT, 354
·	:
pin, 319	P_SW_UP, 354
PinMap_ADC	P_TX, 354
adc.c, 325	PA_0, 355
pinmap_find_function	PA_1, 355
adc.c, 324	PA_10, 355
pinmap_find_peripheral	PA_11, 355
adc.c, 325	PA_12, 355
adc.h, 335	PA_13, 355
pinmap_function	PA_14, 355
adc.c, 325	PA_15, 355
adc.h, 335	PA_2, 355
pinmap_peripheral	PA_3, 355
adc.c, 325	PA_4, 355
adc.h, 335	PA_5, 355
pinmap_pinout	PA_6, 355
adc.c, 325	PA_7, 355
adc.h, 336	PA_8, 355
PinMode	PA_9, 355
gpio.h, 345	PB_0, 355
platform.h	PB_1, <mark>355</mark>
ADC_BITS, 352	PB_10, 355
ADC_MASK, 352	PB_12, 355
CLK_FREQ, 352	PB_13, 355
DAC_BITS, 352	PB 14, 355
DAC_MASK, 352	PB_15, 355
GET_PIN_INDEX, 352	PB_2, 355
GET_PORT, 352	PB_3, 355
GET_PORT_INDEX, 352	PB_4, 355
LED_OFF, 352	PB_5, 355
LED_ON, 353	PB_6, 355
NC, 356	PB_7, 355
P_ADC, 353	PB_8, 355
P_CMP_NEG, 353	PB_9, 355
P_CMP_PLUS, 353	PC_0, 355
P_DBG_ISR, 353	PC_1, 355
P_DBG_MAIN, 353	PC_10, 355
P_IR, 353	PC_11, 356
P_LCD_DATA4, 353	PC_12, 356

PC_13, 356	CR_CSSON_BB, 183
PC_14, 356	CR_HSION_BB, 183
PC_15, 356	CR_OFFSET, 183
PC_2, 355	CR_PLLI2SON_BB, 183
PC_3, 355	CR_PLLON_BB, 183
PC_4, 355	CSR_LSION_BB, 183
PC_5, 355	CSR_OFFSET, 183
PC_6, 355	CSSON_BitNumber, 183
PC_7, 355	FLAG_MASK, 183
PC_8, 355	HSION_BitNumber, 184
PC_9, 355	I2SSRC_BitNumber, 184
PD_2, 356	LSION_BitNumber, 184
PH_0, 356	PLLI2SON_BitNumber, 184
PH_1, 356	PLLON_BitNumber, 184
Pin, 355	RCC_AdjustHSICalibrationValue, 184
PLLI2SON_BitNumber	RCC_AHB1PeriphClockCmd, 184
RCC, 184	RCC_AHB1PeriphClockLPModeCmd, 185
PLLON_BitNumber	RCC_AHB1PeriphResetCmd, 186
RCC, 184	RCC_AHB2PeriphClockCmd, 187
PortA	RCC_AHB2PeriphClockLPModeCmd, 188
adc.h, 334	RCC_AHB2PeriphResetCmd, 188
PortB	RCC_AHB3PeriphClockCmd, 189
adc.h, 334	RCC_AHB3PeriphClockLPModeCmd, 189
PortC	RCC_AHB3PeriphResetCmd, 190
adc.h, 334	RCC_APB1PeriphClockCmd, 190
PortD	RCC_APB1PeriphClockLPModeCmd, 191
adc.h, 334	RCC_APB1PeriphResetCmd, 192
PortE	RCC_APB2PeriphClockCmd, 193
adc.h, 334	RCC_APB2PeriphClockLPModeCmd, 194
PortH	RCC_APB2PeriphResetCmd, 195
adc.h, 334	RCC_BackupResetCmd, 196
PortName	RCC_ClearFlag, 196
adc.h, 334	RCC_ClearITPendingBit, 197
priority gpio.c, 344	RCC_ClockSecuritySystemCmd, 197 RCC_Delnit, 198
prioritygroup	RCC_GetClocksFreq, 198
gpio.c, 344	RCC_GetFlagStatus, 199
Pull	RCC GetITStatus, 200
GPIO_InitTypeDef, 317	RCC GetSYSCLKSource, 200
PullDown	RCC_HCLKConfig, 200
gpio.h, 346	RCC_HSEConfig, 201
PullUp	RCC HSICmd, 202
gpio.h, 346	RCC_I2SCLKConfig, 202
31 7	RCC ITConfig, 203
Rank	RCC LSEConfig, 203
ADC_ChannelConfTypeDef, 313	RCC_LSICmd, 204
RCC, 179	RCC_MCO1Config, 204
BDCR_ADDRESS, 182	RCC_MCO2Config, 205
BDCR_BDRST_BB, 182	RCC_OFFSET, 184
BDCR_OFFSET, 182	RCC_PCLK1Config, 206
BDCR_RTCEN_BB, 182	RCC_PCLK2Config, 206
BDRST_BitNumber, 182	RCC_PLLCmd, 207
CFGR_I2SSRC_BB, 182	RCC_PLLConfig, 207
CFGR_MCO1_RESET_MASK, 183	RCC_PLLI2SCmd, 209
CFGR_MCO2_RESET_MASK, 183	RCC_PLLI2SConfig, 209
CFGR_OFFSET, 183	RCC_RTCCLKCmd, 210
CIR_BYTE2_ADDRESS, 183	RCC_RTCCLKConfig, 210
CIR_BYTE3_ADDRESS, 183	RCC_SYSCLKConfig, 211
CR_BYTE3_ADDRESS, 183	

RCC_WaitForHSEStartUp, 211	RCC_AHB1_Peripherals, 255
RTCEN_BitNumber, 184	RCC_AHB1Periph_GPIOC
RCC_ADC1_CLK_ENABLE	RCC_AHB1_Peripherals, 255
adc.h, 332	RCC_AHB1Periph_GPIOD
RCC_AdjustHSICalibrationValue	RCC_AHB1_Peripherals, 255
Internal and external clocks, PLL, CSS and MCO	RCC_AHB1Periph_GPIOE
configuration functions, 213	RCC_AHB1_Peripherals, 255
RCC, 184	RCC_AHB1Periph_GPIOF
RCC_AHB1_Peripherals, 254	RCC_AHB1_Peripherals, 255
IS_RCC_AHB1_CLOCK_PERIPH, 254	RCC AHB1Periph GPIOG
IS_RCC_AHB1_LPMODE_PERIPH, 254	RCC_AHB1_Peripherals, 255
IS_RCC_AHB1_RESET_PERIPH, 254	RCC_AHB1Periph_GPIOH
RCC_AHB1Periph_BKPSRAM, 254	RCC_AHB1_Peripherals, 255
RCC_AHB1Periph_CCMDATARAMEN, 254	RCC_AHB1Periph_GPIOI
RCC_AHB1Periph_CRC, 254	RCC_AHB1_Peripherals, 256
RCC_AHB1Periph_DMA1, 255	RCC_AHB1Periph_OTG_HS
RCC_AHB1Periph_DMA2, 255	RCC AHB1 Peripherals, 256
RCC_AHB1Periph_ETH_MAC, 255	RCC AHB1Periph OTG HS ULPI
RCC_AHB1Periph_ETH_MAC_PTP, 255	RCC AHB1 Peripherals, 256
RCC_AHB1Periph_ETH_MAC_Rx, 255	RCC_AHB1Periph_SRAM1
RCC_AHB1Periph_ETH_MAC_Tx, 255	RCC_AHB1_Peripherals, 256
RCC_AHB1Periph_FLITF, 255	RCC_AHB1Periph_SRAM2
RCC_AHB1Periph_GPIOA, 255	RCC_AHB1_Peripherals, 256
RCC_AHB1Periph_GPIOB, 255	RCC_AHB1PeriphClockCmd
RCC_AHB1Periph_GPIOC, 255	Peripheral clocks configuration functions, 227
RCC_AHB1Periph_GPIOD, 255	RCC, 184
RCC_AHB1Periph_GPIOE, 255	RCC_AHB1PeriphClockLPModeCmd
RCC_AHB1Periph_GPIOF, 255	Peripheral clocks configuration functions, 228
RCC_AHB1Periph_GPIOG, 255	RCC, 185
RCC_AHB1Periph_GPIOH, 255	RCC_AHB1PeriphResetCmd
RCC_AHB1Periph_GPIOI, 256	Peripheral clocks configuration functions, 229
RCC_AHB1Periph_OTG_HS, 256	RCC, 186
RCC_AHB1Periph_OTG_HS_ULPI, 256	RCC_AHB2_Peripherals, 256
RCC_AHB1Periph_SRAM1, 256	IS_RCC_AHB2_PERIPH, 256
RCC_AHB1Periph_SRAM2, 256	RCC_AHB2Periph_CRYP, 256
RCC_AHB1Periph_BKPSRAM	RCC_AHB2Periph_DCMI, 256
RCC_AHB1_Peripherals, 254	RCC_AHB2Periph_HASH, 256
RCC_AHB1Periph_CCMDATARAMEN	RCC_AHB2Periph_OTG_FS, 256
RCC_AHB1_Peripherals, 254	RCC_AHB2Periph_RNG, 256
RCC_AHB1Periph_CRC	RCC_AHB2Periph_CRYP
RCC_AHB1_Peripherals, 254	RCC AHB2 Peripherals, 256
RCC_AHB1Periph_DMA1	RCC AHB2Periph DCMI
RCC_AHB1_Peripherals, 255	RCC AHB2 Peripherals, 256
RCC_AHB1Periph_DMA2	RCC AHB2Periph HASH
RCC_AHB1_Peripherals, 255	RCC_AHB2_Peripherals, 256
RCC AHB1Periph ETH MAC	RCC_AHB2Periph_OTG_FS
RCC_AHB1_Peripherals, 255	RCC_AHB2_Peripherals, 256
RCC_AHB1Periph_ETH_MAC_PTP	RCC AHB2Periph RNG
RCC_AHB1_Peripherals, 255	RCC_AHB2_Peripherals, 256
RCC_AHB1Periph_ETH_MAC_Rx	RCC_AHB2PeriphClockCmd
RCC_AHB1_Peripherals, 255	Peripheral clocks configuration functions, 230
RCC_AHB1Periph_ETH_MAC_Tx	RCC, 187
RCC_AHB1_Peripherals, 255	RCC_AHB2PeriphClockLPModeCmd
RCC_AHB1Periph_FLITF	Peripheral clocks configuration functions, 231
RCC_AHB1_Peripherals, 255	RCC, 188
RCC_AHB1Periph_GPIOA	RCC_AHB2PeriphResetCmd
RCC_AHB1_Peripherals, 255	Peripheral clocks configuration functions, 231
RCC_AHB1Periph_GPIOB	RCC, 188
1.00_/11D11 01P1_01 10D	1100, 100

RCC_AHB3_Peripherals, 257	RCC_APB1_Peripherals, 257
IS_RCC_AHB3_PERIPH, 257	RCC_APB1Periph_CAN2
RCC_AHB3Periph_FSMC, 257	RCC_APB1_Peripherals, 258
RCC_AHB3Periph_FSMC	RCC_APB1Periph_DAC
RCC_AHB3_Peripherals, 257	RCC_APB1_Peripherals, 258
RCC_AHB3PeriphClockCmd	RCC_APB1Periph_I2C1
Peripheral clocks configuration functions, 232	RCC_APB1_Peripherals, 258
RCC, 189	RCC_APB1Periph_I2C2
RCC_AHB3PeriphClockLPModeCmd	RCC_APB1_Peripherals, 258
Peripheral clocks configuration functions, 232	RCC APB1Periph I2C3
RCC, 189	RCC APB1 Peripherals, 258
RCC AHB3PeriphResetCmd	RCC_APB1Periph_PWR
Peripheral clocks configuration functions, 233	RCC_APB1_Peripherals, 258
RCC, 190	RCC APB1Periph SPI2
	RCC_APB1_Peripherals, 258
RCC_AHB_Clock_Source, 247	·
IS_RCC_HCLK, 247	RCC_APB1Periph_SPI3
RCC_SYSCLK_Div1, 247	RCC_APB1_Peripherals, 258
RCC_SYSCLK_Div128, 247	RCC_APB1Periph_TIM12
RCC_SYSCLK_Div16, 247	RCC_APB1_Peripherals, 258
RCC_SYSCLK_Div2, 247	RCC_APB1Periph_TIM13
RCC_SYSCLK_Div256, 247	RCC_APB1_Peripherals, 258
RCC_SYSCLK_Div4, 247	RCC_APB1Periph_TIM14
RCC_SYSCLK_Div512, 247	RCC_APB1_Peripherals, 258
RCC_SYSCLK_Div64, 248	RCC_APB1Periph_TIM2
RCC_SYSCLK_Div8, 248	RCC_APB1_Peripherals, 258
RCC_APB1_APB2_Clock_Source, 248	RCC_APB1Periph_TIM3
IS_RCC_PCLK, 248	RCC_APB1_Peripherals, 258
RCC_HCLK_Div1, 248	RCC_APB1Periph_TIM4
RCC HCLK Div16, 248	RCC_APB1_Peripherals, 258
RCC HCLK Div2, 248	RCC APB1Periph TIM5
	<u> </u>
RCC_HCLK_Div4, 248	RCC_APB1_Peripherals, 258
RCC_HCLK_Div8, 248	RCC_APB1Periph_TIM6
RCC_APB1_Peripherals, 257	RCC_APB1_Peripherals, 259
IS_RCC_APB1_PERIPH, 257	RCC_APB1Periph_TIM7
RCC_APB1Periph_CAN1, 257	RCC_APB1_Peripherals, 259
RCC_APB1Periph_CAN2, 258	RCC_APB1Periph_UART4
RCC_APB1Periph_DAC, 258	RCC_APB1_Peripherals, 259
RCC_APB1Periph_I2C1, 258	RCC_APB1Periph_UART5
RCC_APB1Periph_I2C2, 258	RCC_APB1_Peripherals, 259
RCC_APB1Periph_I2C3, 258	RCC_APB1Periph_USART2
RCC_APB1Periph_PWR, 258	RCC_APB1_Peripherals, 259
RCC_APB1Periph_SPI2, 258	RCC_APB1Periph_USART3
RCC_APB1Periph_SPI3, 258	RCC_APB1_Peripherals, 259
RCC_APB1Periph_TIM12, 258	RCC APB1Periph WWDG
RCC_APB1Periph_TIM13, 258	RCC_APB1_Peripherals, 259
RCC_APB1Periph_TIM14, 258	RCC_APB1PeriphClockCmd
RCC_APB1Periph_TIM2, 258	Peripheral clocks configuration functions, 233
RCC_APB1Periph_TIM3, 258	RCC, 190
RCC_APB1Periph_TIM4, 258	RCC_APB1PeriphClockLPModeCmd
RCC_APB1Periph_TIM5, 258	Peripheral clocks configuration functions, 234
RCC_APB1Periph_TIM6, 259	RCC, 191
RCC_APB1Periph_TIM7, 259	RCC_APB1PeriphResetCmd
RCC_APB1Periph_UART4, 259	Peripheral clocks configuration functions, 235
RCC_APB1Periph_UART5, 259	RCC, 192
RCC_APB1Periph_USART2, 259	RCC_APB2_Peripherals, 259
RCC_APB1Periph_USART3, 259	IS_RCC_APB2_PERIPH, 259
RCC_APB1Periph_WWDG, 259	IS_RCC_APB2_RESET_PERIPH, 259
RCC_APB1Periph_CAN1	RCC_APB2Periph_ADC, 260
	<u></u>

RCC_APB2Periph_ADC1, 260	RCC, 197
RCC_APB2Periph_ADC2, 260	RCC_ClockSecuritySystemCmd
RCC_APB2Periph_ADC3, 260	Internal and external clocks, PLL, CSS and MCC
RCC_APB2Periph_SDIO, 260	configuration functions, 214
RCC_APB2Periph_SPI1, 260	RCC, 197
RCC_APB2Periph_SYSCFG, 260	RCC_ClocksTypeDef, 319
RCC_APB2Periph_TIM1, 260	HCLK_Frequency, 319
	_ , , ,
RCC_APB2Periph_TIM10, 260	PCLK1_Frequency, 319
RCC_APB2Periph_TIM11, 260	PCLK2_Frequency, 319
RCC_APB2Periph_TIM8, 260	SYSCLK_Frequency, 319
RCC_APB2Periph_TIM9, 260	RCC_Delnit
RCC_APB2Periph_USART1, 260	Internal and external clocks, PLL, CSS and MCC
RCC_APB2Periph_USART6, 260	configuration functions, 214
RCC_APB2Periph_ADC	RCC, 198
RCC_APB2_Peripherals, 260	RCC_Exported_Constants, 244
RCC_APB2Periph_ADC1	RCC_Flag, 263
RCC_APB2_Peripherals, 260	IS_RCC_CALIBRATION_VALUE, 263
RCC_APB2Periph_ADC2	IS_RCC_FLAG, 263
RCC_APB2_Peripherals, 260	RCC_FLAG_BORRST, 264
RCC APB2Periph ADC3	RCC_FLAG_HSERDY, 264
RCC_APB2_Peripherals, 260	RCC FLAG HSIRDY, 264
RCC_APB2Periph_SDIO	RCC_FLAG_IWDGRST, 264
RCC_APB2_Peripherals, 260	RCC_FLAG_LPWRRST, 264
RCC_APB2Periph_SPI1	RCC_FLAG_LSERDY, 264
RCC_APB2_Peripherals, 260	RCC_FLAG_LSIRDY, 264
RCC_APB2Periph_SYSCFG	RCC_FLAG_PINRST, 264
RCC_APB2_Peripherals, 260	RCC_FLAG_PLLI2SRDY, 264
RCC_APB2Periph_TIM1	RCC_FLAG_PLLRDY, 264
	RCC_FLAG_PORRST, 264
RCC_APB2_Peripherals, 260	
RCC_APB2Periph_TIM10	RCC_FLAG_SFTRST, 264
RCC_APB2_Peripherals, 260	RCC_FLAG_WWDGRST, 264
RCC_APB2Periph_TIM11	RCC_FLAG_BORRST
RCC_APB2_Peripherals, 260	RCC_Flag, 264
RCC_APB2Periph_TIM8	RCC_FLAG_HSERDY
RCC_APB2_Peripherals, 260	RCC_Flag, 264
RCC_APB2Periph_TIM9	RCC_FLAG_HSIRDY
RCC_APB2_Peripherals, 260	RCC_Flag, 264
RCC_APB2Periph_USART1	RCC_FLAG_IWDGRST
RCC_APB2_Peripherals, 260	RCC_Flag, 264
RCC_APB2Periph_USART6	RCC_FLAG_LPWRRST
RCC_APB2_Peripherals, 260	RCC_Flag, 264
RCC_APB2PeriphClockCmd	RCC_FLAG_LSERDY
Peripheral clocks configuration functions, 236	RCC_Flag, 264
RCC, 193	RCC_FLAG_LSIRDY
RCC_APB2PeriphClockLPModeCmd	RCC_Flag, 264
Peripheral clocks configuration functions, 237	RCC_FLAG_PINRST
RCC, 194	RCC_Flag, 264
RCC_APB2PeriphResetCmd	RCC FLAG PLLI2SRDY
Peripheral clocks configuration functions, 238	RCC_Flag, 264
RCC, 195	RCC_FLAG_PLLRDY
RCC_BackupResetCmd	RCC_Flag, 264
Peripheral clocks configuration functions, 239	RCC_FLAG_PORRST
RCC, 196	
	RCC_Flag, 264
RCC_ClearFlag	RCC_FLAG_SFTRST
Interrupts and flags management functions, 241	RCC_Flag, 264
RCC, 196	RCC_FLAG_WWDGRST
RCC_ClearITPendingBit	RCC_Flag, 264
Interrupts and flags management functions, 242	RCC_GetClocksFreq

RCC, 198	RCC_I2S2CLKSource_Ext, 253
System AHB and APB busses clocks configuration	RCC_I2S2CLKSource_PLLI2S, 253
functions, 222	RCC_I2SCLKConfig
RCC_GetFlagStatus	Peripheral clocks configuration functions, 239
Interrupts and flags management functions, 242	RCC, 202
RCC, 199	RCC_Interrupt_Source, 249
RCC_GetITStatus	IS_RCC_CLEAR_IT, 249
Interrupts and flags management functions, 243	IS_RCC_GET_IT, 249
RCC, 200	IS_RCC_IT, 249
RCC_GetSYSCLKSource	RCC_IT_CSS, 249
RCC, 200	RCC_IT_HSERDY, 249
System AHB and APB busses clocks configuration	RCC_IT_HSIRDY, 249
functions, 223	RCC_IT_LSERDY, 249
RCC_GPIOA_CLK_ENABLE	RCC_IT_LSIRDY, 249
adc.h, 332	RCC_IT_PLLI2SRDY, 249
RCC_GPIOB_CLK_ENABLE	RCC_IT_PLLRDY, 249
adc.h, 332	RCC_IT_CSS
RCC_GPIOC_CLK_ENABLE	RCC_Interrupt_Source, 249
adc.h, 332	RCC_IT_HSERDY
RCC_HCLK_Div1	RCC_Interrupt_Source, 249
RCC_APB1_APB2_Clock_Source, 248	RCC_IT_HSIRDY
RCC_HCLK_Div16	RCC_Interrupt_Source, 249
RCC_APB1_APB2_Clock_Source, 248	RCC_IT_LSERDY
RCC_HCLK_Div2	RCC_Interrupt_Source, 249
RCC_APB1_APB2_Clock_Source, 248	RCC_IT_LSIRDY
RCC_HCLK_Div4	RCC_Interrupt_Source, 249
RCC_APB1_APB2_Clock_Source, 248	RCC_IT_PLLI2SRDY
RCC_HCLK_Div8	RCC_Interrupt_Source, 249
RCC_APB1_APB2_Clock_Source, 248	RCC_IT_PLLRDY
RCC_HCLKConfig	RCC_Interrupt_Source, 249
RCC, 200	RCC_ITConfig
System AHB and APB busses clocks configuration	Interrupts and flags management functions, 244
functions, 223	RCC, 203
RCC_HSE_Bypass	RCC_LSE_Bypass
RCC_HSE_configuration, 245	RCC_LSE_Configuration, 250
-	
RCC_HSE_configuration, 245	RCC_LSE_Configuration, 250
IS_RCC_HSE, 245	IS_RCC_LSE, 250
RCC_HSE_Bypass, 245	RCC_LSE_Bypass, 250
RCC_HSE_OFF, 245	RCC_LSE_OFF, 250
RCC_HSE_ON, 245	RCC_LSE_ON, 250
RCC_HSE_OFF	RCC_LSE_OFF
RCC_HSE_configuration, 245	RCC_LSE_Configuration, 250
RCC_HSE_ON	RCC_LSE_ON
RCC_HSE_configuration, 245	RCC_LSE_Configuration, 250
RCC_HSEConfig	RCC_LSEConfig
Internal and external clocks, PLL, CSS and MCO	Internal and external clocks, PLL, CSS and MCC
configuration functions, 215	configuration functions, 216
RCC, 201	RCC, 203
RCC_HSICmd	RCC_LSICmd
Internal and external clocks, PLL, CSS and MCO	Internal and external clocks, PLL, CSS and MCO
configuration functions, 215	configuration functions, 216
RCC, 202	RCC, 204
RCC_I2S2CLKSource_Ext	RCC_MCO1_Clock_Source_Prescaler, 261
RCC_I2S_Clock_Source, 253	IS_RCC_MCO1DIV, 261
RCC_I2S2CLKSource_PLLI2S	IS_RCC_MCO1SOURCE, 261
RCC_I2S_Clock_Source, 253	RCC_MCO1Div_1, 261
RCC_I2S_Clock_Source, 253	RCC_MCO1Div_2, 261
IS_RCC_I2SCLK_SOURCE, 253	RCC_MCO1Div_3, 261

RCC_MCO1Div_4, 261	RCC_MCO2Source_PLLI2SCLK
RCC_MCO1Div_5, 261	RCC_MCO2_Clock_Source_Prescaler, 263
RCC_MCO1Source_HSE, 261	RCC_MCO2Source_SYSCLK
RCC_MCO1Source_HSI, 261	RCC_MCO2_Clock_Source_Prescaler, 263
RCC_MCO1Source_LSE, 262	RCC_OFFSET
RCC_MCO1Source_PLLCLK, 262	RCC, 184
RCC_MCO1Config	RCC_PCLK1Config
Internal and external clocks, PLL, CSS and MCO	RCC, 206
configuration functions, 217	System AHB and APB busses clocks configuration
RCC, 204	functions, 224
RCC_MCO1Div_1	RCC_PCLK2Config
RCC_MCO1_Clock_Source_Prescaler, 261	RCC, 206
RCC_MCO1Div_2	System AHB and APB busses clocks configuration
RCC_MCO1_Clock_Source_Prescaler, 261	functions, 225
RCC_MCO1Div_3	RCC_PLL_Clock_Source, 245
RCC_MCO1_Clock_Source_Prescaler, 261	IS_RCC_PLL_SOURCE, 245
RCC_MCO1Div_4	IS_RCC_PLLI2SN_VALUE, 245
RCC_MCO1_Clock_Source_Prescaler, 261	IS_RCC_PLLI2SR_VALUE, 246
RCC_MCO1Div_5	IS_RCC_PLLM_VALUE, 246
RCC_MCO1_Clock_Source_Prescaler, 261	IS_RCC_PLLN_VALUE, 246
RCC_MCO1Source_HSE	IS_RCC_PLLP_VALUE, 246
RCC_MCO1_Clock_Source_Prescaler, 261	IS_RCC_PLLQ_VALUE, 246
RCC_MCO1Source_HSI	RCC_PLLSource_HSE, 246
RCC_MCO1_Clock_Source_Prescaler, 261	RCC_PLLSource_HSI, 246
RCC_MCO1Source_LSE	RCC_PLLCmd
RCC_MCO1_Clock_Source_Prescaler, 262	Internal and external clocks, PLL, CSS and MCO
RCC_MCO1Source_PLLCLK	configuration functions, 218
RCC_MCO1_Clock_Source_Prescaler, 262	RCC, 207
RCC_MCO2_Clock_Source_Prescaler, 262	RCC_PLLConfig
IS_RCC_MCO2DIV, 262	Internal and external clocks, PLL, CSS and MCO
IS_RCC_MCO2SOURCE, 262	configuration functions, 218
RCC_MCO2Div_1, 262	RCC, 207
RCC_MCO2Div_2, 262	RCC_PLLI2SCmd
RCC_MCO2Div_3, 262	Internal and external clocks, PLL, CSS and MCO
RCC_MCO2Div_4, 262	configuration functions, 220
RCC_MCO2Div_5, 263	RCC, 209
RCC_MCO2Source_HSE, 263	RCC_PLLI2SConfig
RCC_MCO2Source_PLLCLK, 263	Internal and external clocks, PLL, CSS and MCO
RCC_MCO2Source_PLLI2SCLK, 263	configuration functions, 220
RCC_MCO2Source_SYSCLK, 263	RCC, 209
RCC_MCO2Config	RCC_PLLSource_HSE
Internal and external clocks, PLL, CSS and MCO	RCC_PLL_Clock_Source, 246
configuration functions, 217	RCC_PLLSource_HSI
RCC, 205	RCC_PLL_Clock_Source, 246
RCC_MCO2Div_1	RCC_Private_Functions, 212
RCC_MCO2_Clock_Source_Prescaler, 262	RCC_RTC_Clock_Source, 250
RCC_MCO2Div_2	IS_RCC_RTCCLK_SOURCE, 251
RCC_MCO2_Clock_Source_Prescaler, 262	RCC_RTCCLKSource_HSE_Div10, 251
RCC_MCO2Div_3	RCC_RTCCLKSource_HSE_Div11, 251
RCC_MCO2_Clock_Source_Prescaler, 262	RCC_RTCCLKSource_HSE_Div12, 251
RCC_MCO2Div_4	RCC_RTCCLKSource_HSE_Div13, 251
RCC_MCO2_Clock_Source_Prescaler, 262	RCC_RTCCLKSource_HSE_Div14, 251
RCC_MCO2Div_5	RCC_RTCCLKSource_HSE_Div15, 251
RCC_MCO2_Clock_Source_Prescaler, 263	RCC_RTCCLKSource_HSE_Div16, 251
RCC_MCO2Source_HSE	RCC_RTCCLKSource_HSE_Div17, 251
RCC_MCO2_Clock_Source_Prescaler, 263	RCC_RTCCLKSource_HSE_Div18, 251
RCC_MCO2Source_PLLCLK	RCC_RTCCLKSource_HSE_Div19, 251
RCC_MCO2_Clock_Source_Prescaler, 263	RCC_RTCCLKSource_HSE_Div2, 252

RCC_RTCCLKSource_HSE_Div20, 252	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div21, 252	RCC_RTCCLKSource_HSE_Div25
RCC_RTCCLKSource_HSE_Div22, 252	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div23, 252	RCC_RTCCLKSource_HSE_Div26
RCC_RTCCLKSource_HSE_Div24, 252	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div25, 252	RCC_RTCCLKSource_HSE_Div27
RCC_RTCCLKSource_HSE_Div26, 252	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div27, 252	RCC_RTCCLKSource_HSE_Div28
RCC_RTCCLKSource_HSE_Div28, 252	RCC RTC Clock Source, 252
RCC_RTCCLKSource_HSE_Div29, 252	RCC_RTCCLKSource_HSE_Div29
RCC_RTCCLKSource_HSE_Div3, 252	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div30, 252	RCC RTCCLKSource HSE Div3
RCC_RTCCLKSource_HSE_Div31, 252	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div4, 252	RCC_RTCCLKSource_HSE_Div30
RCC_RTCCLKSource_HSE_Div5, 253	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div6, 253	RCC_RTCCLKSource_HSE_Div31
RCC_RTCCLKSource_HSE_Div7, 253	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_HSE_Div8, 253	RCC_RTCCLKSource_HSE_Div4
RCC_RTCCLKSource_HSE_Div9, 253	RCC_RTC_Clock_Source, 252
RCC_RTCCLKSource_LSE, 253	RCC_RTCCLKSource_HSE_Div5
RCC_RTCCLKSource_LSI, 253	RCC_RTC_Clock_Source, 253
RCC_RTCCLKCmd	RCC_RTCCLKSource_HSE_Div6
Peripheral clocks configuration functions, 240	RCC_RTC_Clock_Source, 253
RCC, 210	RCC_RTCCLKSource_HSE_Div7
RCC_RTCCLKConfig	RCC_RTC_Clock_Source, 253
Peripheral clocks configuration functions, 240	RCC_RTCCLKSource_HSE_Div8
RCC, 210	RCC_RTC_Clock_Source, 253
RCC_RTCCLKSource_HSE_Div10	RCC_RTCCLKSource_HSE_Div9
RCC_RTC_Clock_Source, 251	RCC_RTC_Clock_Source, 253
RCC_RTCCLKSource_HSE_Div11	RCC_RTCCLKSource_LSE
RCC_RTC_Clock_Source, 251	RCC_RTC_Clock_Source, 253
RCC_RTCCLKSource_HSE_Div12	RCC_RTCCLKSource_LSI
RCC_RTC_Clock_Source, 251	RCC_RTC_Clock_Source, 253
RCC_RTCCLKSource_HSE_Div13	RCC_SYSCLK_Div1
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC_RTCCLKSource_HSE_Div14	RCC_SYSCLK_Div128
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC_RTCCLKSource_HSE_Div15	RCC_SYSCLK_Div16
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC RTCCLKSource HSE Div16	RCC_SYSCLK_Div2
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC_RTCCLKSource_HSE_Div17	RCC_SYSCLK_Div256
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC_RTCCLKSource_HSE_Div18	RCC_SYSCLK_Div4
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC_RTCCLKSource_HSE_Div19	RCC_SYSCLK_Div512
RCC_RTC_Clock_Source, 251	RCC_AHB_Clock_Source, 247
RCC RTCCLKSource HSE Div2	RCC_SYSCLK_Div64
RCC RTC Clock Source, 252	
	RCC_AHB_Clock_Source, 248
RCC_RTCCLKSource_HSE_Div20	RCC_SYSCLK_Div8
RCC_RTC_Clock_Source, 252	RCC_AHB_Clock_Source, 248
RCC_RTCCLKSource_HSE_Div21	RCC_SYSCLKConfig
RCC_RTC_Clock_Source, 252	RCC, 211
RCC_RTCCLKSource_HSE_Div22	System AHB and APB busses clocks configuration
RCC_RTC_Clock_Source, 252	functions, 225
RCC_RTCCLKSource_HSE_Div23	RCC_SYSCLKSource_HSE
RCC_RTC_Clock_Source, 252	RCC_System_Clock_Source, 246
RCC_RTCCLKSource_HSE_Div24	RCC_SYSCLKSource_HSI

DOO 0:t 011: 0 040	ADO 40
RCC_System_Clock_Source, 246	ADC, 13
RCC_SYSCLKSource_PLLCLK	SQR1_SQ_SET
RCC_System_Clock_Source, 247	ADC, 13
RCC_System_Clock_Source, 246	SQR2_SQ_SET
IS_RCC_SYSCLK_SOURCE, 246	ADC, 13
RCC_SYSCLKSource_HSE, 246	SQR3 SQ SET
RCC_SYSCLKSource_HSI, 246	ADC, 14
RCC_SYSCLKSource_PLLCLK, 247	src/main.c, 424
RCC_WaitForHSEStartUp	State
Internal and external clocks, PLL, CSS and MCO	ADC_HandleTypeDef, 314
configuration functions, 221	stm32f4xx_rcc.c
RCC, 211	HSE_STARTUP_TIMEOUT, 396
Regular Channels Configuration functions, 41	HSE_VALUE, 396
ADC_ContinuousModeCmd, 42	HSI_VALUE, 396
ADC_DiscModeChannelCountConfig, 42	
	STM32F4xx_StdPeriph_Driver, 9
ADC_DiscModeCmd, 43	Stm32f4xx_system, 308
ADC_EOCOnEachRegularChannelCmd, 43	STM32F4xx_System_Private_Defines, 308
ADC_GetConversionValue, 44	STM32F4xx_System_Private_FunctionPrototypes, 309
ADC_GetMultiModeConversionValue, 44	STM32F4xx_System_Private_Functions, 309
ADC_GetSoftwareStartConvStatus, 44	SystemCoreClockUpdate, 309
ADC_RegularChannelConfig, 45	SystemInit, 309
ADC_SoftwareStartConv, 47	STM32F4xx_System_Private_Includes, 308
Regular Channels DMA Configuration functions, 47	HSE_VALUE, 308
ADC_DMACmd, 48	HSI_VALUE, 308
ADC_DMARequestAfterLastTransferCmd, 48	STM32F4xx_System_Private_Macros, 308
ADC_MultiModeDMARequestAfterLastTransferCmd,	STM32F4xx_System_Private_TypesDefinitions, 308
48	STM32F4xx_System_Private_Variables, 308
Reset	AHBPrescTable, 308
gpio.h, 345	APBPrescTable, 308
Resolution	SystemCoreClock, 308
	•
_ADC_InitTypeDef, 312	STM_MODE_ANALOG
Rising	adc.h, 332
gpio.h, 346	STM_PIN
RTCEN_BitNumber	adc.h, 332
RCC, 184	STM_PIN_AFNUM
RTE/_Target_1/RTE_Components.h, 422	adc.h, 332
RTE/Device/STM32F401RETx/system_stm32f4xx.c,	STM PIN CHANNEL
423	adc.h, 333
RTE_Components.h	STM_PIN_DATA_EXT
CMSIS_device_header, 422	adc.h, 333
RTE_DEVICE_STARTUP_STM32F4XX, 422	STM_PIN_MODE
RTE_DEVICE_STARTUP_STM32F4XX	adc.h, 333
RTE_Components.h, 422	STM_PIN_PUPD
	adc.h, 333
SamplingTime	STM PORT
ADC_ChannelConfTypeDef, 313	adc.h, 333
ScanConvMode	SYSCLK Frequency
_ADC_InitTypeDef, 312	<u> </u>
Smartcard mode functions, 288	RCC_ClocksTypeDef, 319
USART_SetGuardTime, 289	System AHB and APB busses clocks configuration func-
	tions, 221
USART_SmartCardCmd, 289	RCC_GetClocksFreq, 222
USART_SmartCardNACKCmd, 290	RCC_GetSYSCLKSource, 223
SMPR1_SMP_SET	RCC_HCLKConfig, 223
ADC, 13	RCC_PCLK1Config, 224
SMPR2_SMP_SET	RCC_PCLK2Config, 225
ADC, 13	
Speed	RCC_SYSCLKConfig, 225
GPIO_InitTypeDef, 317	SystemCoreClock
SQR1 L RESET	STM32F4xx_System_Private_Variables, 308

SystemCoreClockUpdate	uart.c, 418
STM32F4xx_System_Private_Functions, 309	uart.h, 420
SystemInit	uart_init
STM32F4xx_System_Private_Functions, 309	uart.c, 418
SysTick_Handler	uart.h, 420
timer.c, 416	uart_print
Temperature Conser Virgini (Voltage Deference inter-	uart.c, 419
Temperature Sensor, Vrefint (Voltage Reference internal), 40	uart.h, 420
ADC_TempSensorVrefintCmd, 40	uart_rx
ADC_VBATCmd, 41	uart.c, 419
timer.c	uart.h, 420
SysTick_Handler, 416	uart_set_rx_callback
timer_disable, 416	uart.c, 419
timer_enable, 416	uart.h, 421
timer_enable, 416	uart_tx
timer_period, 416	uart.c, 419
timer_set_callback, 416	uart.h, 421
timer.h	UNUSED
timer disable, 417	adc.h, 333
timer_enable, 417	USART, 265
timer init, 417	CR1_CLEAR_MASK, 266 CR2_CLOCK_CLEAR_MASK, 266
timer irg handler, 417	CR3_CLEAR_MASK, 267
timer_set_callback, 417	IT_MASK, 267
timer_disable	USART_ClearFlag, 267
timer.c, 416	USART ClearITPendingBit, 267
timer.h, 417	USART_ClockInit, 268
timer_enable	USART_ClockStructInit, 268
timer.c, 416	USART_Cmd, 269
timer.h, 417	USART Delnit, 269
timer_init	USART_DMACmd, 269
timer.c, 416	USART GetFlagStatus, 270
timer.h, 417	USART_GetITStatus, 270
timer irg handler	USART_HalfDuplexCmd, 271
timer.h, 417	USART_Init, 271
timer_period	USART_IrDACmd, 272
timer.c, 416	USART_IrDAConfig, 272
timer_set_callback	USART ITConfig, 272
timer.c, 416	USART_LINBreakDetectLengthConfig, 273
timer.h, 417	USART_LINCmd, 273
TriggerMode	USART OneBitMethodCmd, 274
gpio.h, 346	USART_OverSampling8Cmd, 274
	USART_ReceiveData, 274
uart.c	USART_ReceiverWakeUpCmd, 275
uart_enable, 418	USART_SendBreak, 275
uart_init, 418	USART_SendData, 275
uart_print, 419	USART_SetAddress, 276
uart_rx, 419	USART_SetGuardTime, 276
uart_set_rx_callback, 419	USART_SetPrescaler, 276
uart_tx, 419	USART_SmartCardCmd, 277
USART2_IRQHandler, 419	USART_SmartCardNACKCmd, 277
uart.h	USART_StructInit, 277
uart_enable, 420	USART_WakeUpConfig, 278
uart_init, 420	USART2_IRQHandler
uart_print, 420	uart.c, 419
uart_rx, 420	USART_BaudRate
uart_set_rx_callback, 421	USART_InitTypeDef, 321
uart_tx, 421	USART_ClearFlag
uart_enable	

Interrupts and flags management functions, 294	USART_DMAReq_Rx
USART, 267	USART_DMA_Requests, 304
USART_ClearITPendingBit	USART_DMAReq_Tx
Interrupts and flags management functions, 294	USART_DMA_Requests, 304
USART, 267	USART_Exported_Constants, 297
USART_Clock, 300	IS_USART_1236_PERIPH, 297
IS_USART_CLOCK, 301	IS_USART_ALL_PERIPH, 298
USART_Clock_Disable, 301	USART_FLAG_CTS
USART_Clock_Enable, 301	USART_Flags, 307
USART_ClockInitTypeDef, 320	USART_FLAG_FE
USART_Clock_Disable	USART_Flags, 307
USART_Clock, 301	USART_FLAG_IDLE
USART_Clock_Enable	USART_Flags, 307
USART_Clock, 301	USART_FLAG_LBD
USART_Clock_Phase, 301	USART_Flags, 307
IS_USART_CPHA, 301	USART_FLAG_NE
USART_CPHA_1Edge, 301	USART_Flags, 307
USART_CPHA_2Edge, 302	USART_FLAG_ORE
USART_Clock_Polarity, 301	USART_Flags, 307
IS_USART_CPOL, 301	USART_FLAG_PE
USART_CPOL_High, 301	USART_Flags, 307
USART_CPOL_Low, 301	USART_FLAG_RXNE
USART_ClockInit	USART_Flags, 307
Initialization and Configuration functions, 280	USART_FLAG_TC
USART, 268	USART_Flags, 307
USART_ClockInitTypeDef, 320	USART_FLAG_TXE
USART_Clock, 320	USART_Flags, 307
USART_CPHA, 320	USART_Flags, 306
USART_CPOL, 320	IS_USART_ADDRESS, 306
USART_LastBit, 320	IS_USART_BAUDRATE, 306
USART_ClockStructInit	IS_USART_CLEAR_FLAG, 306
Initialization and Configuration functions, 280	IS_USART_DATA, 306
USART, 268	IS_USART_FLAG, 307
USART_Cmd	USART_FLAG_CTS, 307
Initialization and Configuration functions, 280	USART_FLAG_FE, 307
USART, 269	USART_FLAG_IDLE, 307
USART_CPHA	USART_FLAG_LBD, 307
USART_ClockInitTypeDef, 320	USART_FLAG_NE, 307
USART_CPHA_1Edge	USART_FLAG_ORE, 307
USART_Clock_Phase, 301	USART_FLAG_PE, 307
USART_CPHA_2Edge	USART_FLAG_RXNE, 307
USART_Clock_Phase, 302	USART_FLAG_TC, 307
USART_CPOL	USART_FLAG_TXE, 307
USART_ClockInitTypeDef, 320	USART_GetFlagStatus
USART_CPOL_High	Interrupts and flags management functions, 295
USART_Clock_Polarity, 301	USART, 270
USART_CPOL_Low	USART_GetITStatus
USART_Clock_Polarity, 301	Interrupts and flags management functions, 296
USART_DeInit	USART, 270
Initialization and Configuration functions, 281	USART_HalfDuplexCmd
USART, 269	Halfduplex mode function, 288
USART_DMA_Requests, 304	USART, 271
IS_USART_DMAREQ, 304	USART_Hardware_Flow_Control, 300
USART_DMAReq_Rx, 304	IS_USART_HARDWARE_FLOW_CONTROL, 300
USART_DMAReq_Tx, 304	USART_HardwareFlowControl_CTS, 300
USART_DMACmd	USART_HardwareFlowControl_None, 300
DMA transfers management functions, 292	USART_HardwareFlowControl_RTS, 300
USART, 269	USART_HardwareFlowControl_RTS_CTS, 300

USART_HardwareFlowControl	USART_IT_LBD
USART InitTypeDef, 321	USART_Interrupt_definition, 303
USART_HardwareFlowControl_CTS	USART_IT_NE
USART_Hardware_Flow_Control, 300	USART_Interrupt_definition, 303
USART_HardwareFlowControl_None	USART_IT_ORE
USART_Hardware_Flow_Control, 300	USART_Legacy, 304
USART_HardwareFlowControl_RTS	USART_IT_ORE_ER
USART_Hardware_Flow_Control, 300	USART_Interrupt_definition, 303
USART_HardwareFlowControl_RTS_CTS	USART_IT_ORE_RX
USART_Hardware_Flow_Control, 300	USART_Interrupt_definition, 303
USART Init	USART_IT_PE
Initialization and Configuration functions, 281	USART_Interrupt_definition, 304
USART, 271	USART_IT_RXNE
USART_InitTypeDef, 320	USART_Interrupt_definition, 304
USART_BaudRate, 321	USART_IT_TC
USART_HardwareFlowControl, 321	USART_Interrupt_definition, 304
USART_Mode, 321	USART_IT_TXE
USART_Parity, 321	USART_Interrupt_definition, 304
USART_StopBits, 321	USART_ITConfig
USART_WordLength, 321	Interrupts and flags management functions, 296
USART_Interrupt_definition, 302	USART, 272
IS_USART_CLEAR_IT, 303	USART_Last_Bit, 302
IS_USART_CONFIG_IT, 303	IS_USART_LASTBIT, 302
IS_USART_GET_IT, 303	USART_LastBit_Disable, 302
USART_IT_CTS, 303	USART_LastBit_Enable, 302
USART_IT_ERR, 303	USART LastBit
USART_IT_FE, 303	USART_ClockInitTypeDef, 320
USART_IT_IDLE, 303	USART_LastBit_Disable
USART_IT_LBD, 303	USART_Last_Bit, 302
USART_IT_NE, 303	USART_LastBit_Enable
USART_IT_ORE_ER, 303	USART_Last_Bit, 302
USART_IT_ORE_RX, 303	USART_Legacy, 304
USART IT PE, 304	
:	USART_IT_ORE, 304
USART_IT_RXNE, 304	USART_LIN_Break_Detection_Length, 305
USART_IT_TC, 304	IS_USART_LIN_BREAK_DETECT_LENGTH, 305
USART_IT_TXE, 304	USART_LINBreakDetectLength_10b, 305
USART_IrDA_Low_Power, 305	USART_LINBreakDetectLength_11b, 305
IS_USART_IRDA_MODE, 306	USART_LINBreakDetectLength_10b
USART_IrDAMode_LowPower, 306	USART_LIN_Break_Detection_Length, 305
USART_IrDAMode_Normal, 306	USART_LINBreakDetectLength_11b
USART_IrDACmd	USART_LIN_Break_Detection_Length, 305
IrDA mode functions, 291	USART_LINBreakDetectLengthConfig
USART, 272	LIN mode functions, 286
USART_IrDAConfig	USART, 273
IrDA mode functions, 291	USART_LINCmd
USART, 272	LIN mode functions, 287
USART_IrDAMode_LowPower	USART, 273
USART_IrDA_Low_Power, 306	USART_Mode, 299
USART IrDAMode Normal	IS USART MODE, 300
USART_IrDA_Low_Power, 306	USART_InitTypeDef, 321
USART_IT_CTS	USART_Mode_Rx, 300
USART_Interrupt_definition, 303	USART_Mode_Tx, 300
USART_IT_ERR	USART_Mode_Rx
USART_Interrupt_definition, 303	USART_Mode, 300
USART_IT_FE	USART_Mode_Tx
USART_Interrupt_definition, 303	USART_Mode, 300
USART_IT_IDLE	USART_OneBitMethodCmd
USART_Interrupt_definition, 303	Initialization and Configuration functions, 281

USART, 274	USART_StopBits_2
USART OverSampling8Cmd	USART_Stop_Bits, 299
Initialization and Configuration functions, 281	USART_StructInit
USART, 274	Initialization and Configuration functions, 282
USART_Parity, 299	USART, 277
IS_USART_PARITY, 299	USART_WakeUp_AddressMark
USART_InitTypeDef, 321	USART_WakeUp_methods, 305
USART_Parity_Even, 299	USART_WakeUp_IdleLine
USART_Parity_No, 299	USART_WakeUp_methods, 305
USART_Parity_Odd, 299	USART_WakeUp_methods, 305
USART_Parity_Even	IS_USART_WAKEUP, 305
USART_Parity, 299	USART_WakeUp_AddressMark, 305
USART_Parity_No	USART_WakeUp_IdleLine, 305
USART_Parity, 299	USART_WakeUpConfig
USART_Parity_Odd	MultiProcessor Communication functions, 285
USART_Parity, 299	USART, 278
USART_Private_Functions, 278	USART_Word_Length, 298
USART_ReceiveData	IS_USART_WORD_LENGTH, 298
Data transfers functions, 283	USART_WordLength_8b, 298
USART, 274	USART_WordLength_9b, 298
USART_ReceiverWakeUpCmd	USART_WordLength
MultiProcessor Communication functions, 284	USART_InitTypeDef, 321
USART, 275	USART_WordLength_8b
USART_SendBreak	USART_Word_Length, 298
LIN mode functions, 287	USART_WordLength_9b
USART, 275	USART_Word_Length, 298
USART_SendData	
Data transfers functions, 283	
USART, 275	
USART_SetAddress	
MultiProcessor Communication functions, 285	
USART, 276	
USART_SetGuardTime	
Smartcard mode functions, 289	
USART, 276	
USART_SetPrescaler	
Initialization and Configuration functions, 282	
USART, 276	
USART_SmartCardCmd	
Smartcard mode functions, 289	
USART, 277	
USART_SmartCardNACKCmd Smartcard mode functions, 290	
USART, 277	
USART_Stop_Bits, 298	
IS_USART_STOPBITS, 298	
USART_StopBits_0_5, 299	
USART_StopBits_1, 299	
USART_StopBits_1_5, 299	
USART_StopBits_2, 299	
USART_StopBits	
USART_InitTypeDef, 321	
USART_StopBits_0_5	
USART_Stop_Bits, 299	
USART_StopBits_1	
USART_Stop_Bits, 299	
USART_StopBits_1_5	
USART_Stop_Bits, 299	