VLSI Testing & Testability Assignment - 2

Y. Sai lakehini 19131A04K9 ECE-4


- 1. Explain the basic concept of Sey checking checkers?
- A) * It may be possible to determine prom the outputs of a circuit & whether a certain fault of Exists within the circuit without knowing the value of Expected susponse. This type of testing which can be perpossed "on time" is based on checking Some invariant properties of Response.
 - * It is necessary to test Explicitly for f, and the circuit is said to be self-checking for f. Another circuit, called a "checker" can be designed. to generate an Error signal whenever the outputs of c indicate the presence of faults within c.
 - * For an asbitrary combinational circuit with P inpute and 9 outpute all 2° input combinations can occur as can all 24 possible output combinations. If all possible output combinations can occur, it is impossible to determine whether a janut is present by just obsessing the outpute of the circuit.
 - * If only k < 2° output configurations can occur during normal operation, the occurance of any of 2°-k other configuration, indicates a maljunction. Thus, faulte that result in such an illegal output can be detected by how aware checken.
- 4. Explain in detail about Signature Analysie?
- (A) * Signature analysis technique is pioneered by Hewlett Packard Itd.


 It detects Errore in data streams caused by hardware faults. It

 wer a data compaction technique to reduce long data streams into a

 unique code called Signature.

* Signature can be created from the data streamer by feeding that data into an n-bit. It is formed by adding an Extra XDR gate at the input of LFSR.





* A signature can also be obtained by feeding a subset of the output requence in parallel when a multiple input rignature register (HISR) in used.

- 3a) Explain about variour RAM jault Modele?
- (A) The memory array coneite of individual memory celler arranged in array of rows and columns. In their, there are 2" rows and 2th columns, Each Your is called word line and Each Column a bit line. Fault in the address decoder can remed in following
 - 1. No memory location 9x accered
 - 2. An underived location is accessed
 - 3. Mode than one location are accessed simultaneously.
 - * A deject in the memory away can manifest it sey as a single fault (Stuck at/Stuck-open fault; transition fault), or as a fault that coroupts a memory call that corrupter another call. The latter type of fault is kno wor was a coupling fault.
 - * A memory call is said to be stuck-at-0 (001) if the value of the cell cannot be changed jerom its current logical value. A memory cell is stuck open of it cannot be account.
 - * A pair of memory call P and q may be coupled such that a transition from 0 to 1 (1 to 0) in cell p changer the content of cell of person 1 to 0 (0 to 1); call P is the coupling cell and cell of is compled cell. the coupling between two cells result on coupling fault.
 - * A coupling fault can be one of following types:
 - 1. Inversion coupling fault
 - 2. Idempokent or state coupling fault.
 - * An inversion coupling fault resulte if a 0 to 1 or a 1 to 0 write operation into cell p investe the contents of cell q.
 - * An idempotent coupling fault occurre if a work operation into cal p forces the content of cell q to be 0 or 1, cell q Ps said to be sta tic coupled to call P.

* A membry cell is said to Exhibit pathern rensitivity if its content changes by a pathern of as and is a transition from a o to a I-or vice-vessa in its adjocant memory calle. Pathern semitivity can be represented by a static or a dynamic fault model.

- 36) Explain about the March Test?
- (A) * The March test technique proposed by Nair and later implemented by Suk and Reddy, initialized the memory locations with Os. then, Each memory location is shead in according order to check if it contains a O; a 1 is then written into it.
 - * Once, the read/write process is complete, Each location is accessed in descending order to check that it contains a 1 and then a 0 is will then it.
 - * The Execution time of the algorithm is of order N.

0	1		1.0	0
1	1	1	0	0
	1	0	0	0
2		0	0	0

March pattern

