

Name: Kirillos Atef Shawky Elia

Project: 64-bit Parallel Prefix Adder – Brent – Kung

Method

GitHub: https://github.com/kirilloselia/ppa_brentkung

Table of Contents

1. Specs:	3
2. G,P generation :	5
a) RTL schematic :	5
b) RTL code :	5
3. SUM	6
a) RTL schematic :	6
b) RTL code :	6
4. Grey Operator	7
a) RTL schematic :	7
b) RTL code :	7
5. Black Operator	8
a) RTL schematic :	8
b) RTL code :	8
6. Carry Network	9
a) RTL schematic :	9
b) RTL code :	10
7. 64 adder using Parallel Prefix Adder Brent Kung	11
a) RTL schematic :	11
b) RTL code :	11
8. testbench code for 64 adder	12
a) code	12
b) Waveform	13
c) Test-Bench log	13
12. IMPLEMENTATION	14
a) Implementation schematic	14
13. Utilization	15
14. Timing Reports	15

1. Specs:

You are asked to design a 64-bit parallel prefix adder using Brent-kung Carry network through the following steps below and attach all the required captures and codes

Fig.3 below show an example how to implement a size-8 prefix sum network using brent-kung

Fig.4 show the steps how the example in fig.3 is build step by step first layer one which contains (8-1 adders) and change the problem from 8-input problem to a smaller one with only 4-inputs then we apply the same idea by using (4-1 adders) and split the problem to half please spend some time to convince yourself and make sure you understand the pattern very well then start to map this into a carry network of 64-bit adder by removing each + sign with a carry operator you will find the implementation of carry operator below in fig.4




Figure 3





Figure 4

- **Inputs $\{A, B, Cin\}$ (A, B are 64-bits inputs and Cin is 1-bit)**
- **Outputs $\{Sum, Cout\}$ (sum is 64-bits output and $Cout$ is 1-bit)**

2. G,P generation :

a) RTL schematic :




b) RTL code :

```
1 module gp_logic #(
2     parameter N = 64
3 )(
4     input  [N-1:0] x, y,
5     output [N-1:0] g, p
6 );
7     assign g = x&y;
8     assign p = x^y;
9 endmodule
```

3. SUM

a) RTL schematic :




b) RTL code :

```
1 module sum_logic#(  
2     parameter N = 64  
3 )(  
4     input  [N-1:0] c, p,  
5     output [N-1:0] s  
6 );  
7     assign s = c ^ p;  
8 endmodule
```

4. Grey Operator

a) RTL schematic :




b) RTL code :

```
1 module grey_carry_operator (
2     input p,                // p''
3     input [1:0] g,          // g'', g'
4     output G
5 );
6
7     assign G = g[1] | (p & g[0]);
8
9 endmodule
```

5. Black Operator

a) RTL schematic :




b) RTL code :

```
1 // black cell: pg outputs
2 module black_carry_operator (
3     input [1:0] p, g,
4     // g'', p'', g', p'
5     output P, G
6 );
7     assign P = &p;
8     assign G = g[1] | (p[1] & g[0]);
9
10 endmodule
11
```


6. Carry Network

a) RTL schematic :



b) RTL code :


```

1 // carry network
2 module bk_prefix_tree #(
3     parameter N = 16
4 )
5     input [N-1:0] p,g,
6     input Cin,
7     output [N-1:0] C      // C-1 = Cin, CN-1 = Cout
8 );
9     localparam red_stages_no = $clog2(N);
10    localparam exp_stages_no = $clog2(N)-1;
11    localparam total_stages_no = red_stages_no + exp_stages_no;
12    // total number of stages: 2log2(N)-1
13    localparam NDIV2 = N >> 1;
14
15    // assign C[-1] = Cin;
16
17    wire [N-2:0] g_inter_red, p_inter_red;    // note that all intermediate g signals numbers
18
19    // in reduction levels converges to N-1 (N/2+N/4+...+1 = N-1)
20    // handle Cin
21    wire g0;
22    grey_carry_operator op_minus1 (.g({g[0], Cin}), .p(p[0]), .G(g0));
23    assign C[0] = g0;    //
24
25    // first level, takes input from module's input
26    bk_reduction_stage #(N(N)) reduction_stage1 (.p(p[N-1:1]), .g({g[N-1:1], g0}),
27        .P(p_inter_red[NDIV2-1:1]), .G(g_inter_red[NDIV2-1:
28        0]));
29    assign C[1] = g_inter_red[0];    // after level 1, x1 is ready
30
31    genvar i;
32    genvar j;
33    generate
34        for (i = 2; i <= red_stages_no; i = i + 1) begin: reduction_stage
35            localparam in_idx = (1<<(red_stages_no-i+2));
36            // input index to current level = 2^levels-2^(levels-i+2)
37            localparam in_size = N>>(i-1);
38            // input size = (N>>i)
39            localparam out_idx = in_idx+in_size;
40            // input index of current level = input index to current level + input size
41            localparam out_size = in_size>>1;
42            // output size = input size/2
43            wire [in_size-1:0] g_inter_red_in = g_inter_red[in_size+in_idx-1:in_idx];
44            wire [in_size-1:1] p_inter_red_in = p_inter_red[in_size+in_idx-1:in_idx+1];
45            if (i == red_stages_no) begin
46                bk_reduction_stage #(N(in_size)) reduction_stage
47                    (.p(p_inter_red_in), .g(g_inter_red_in),
48                    .G(g_inter_red[out_size+out_idx-1
49                    :out_idx]));
50            end
51            else begin
52                bk_reduction_stage #(N(in_size)) reduction_stage
53                    (.p(p_inter_red_in), .g(g_inter_red_in),
54                    .P(p_inter_red[out_size+out_idx-1:out_idx+1
55                    :]), .G(g_inter_red[out_size+out_idx-1:out_idx]));
56            end
57            localparam c_index = (1<<i) - 1;    // (2^level) - 1, level = i
58            assign C[c_index] = g_inter_red[out_idx];
59        end
60    endgenerate
61
62    generate
63        for (i = 1; i <= exp_stages_no; i = i + 1) begin: expansion_stage
64            // localparam stage_size = (1<<i) - 1;    // stage size = (2^level) - 1
65            // localparam in_size = stage_size << 1;    // input size = stage size * 2
66            localparam step = N>>(i+1);
67            localparam c_index_start = 3*step-1;
68            localparam c_index_end = N-step-1;
69            if (i == exp_stages_no) begin
70                for (j = c_index_start; j <= c_index_end; j = j + (step<<1)) begin
71                    : expansion_stage_op
72                        localparam c_base_idx = j - step;
73                        grey_carry_operator expansion_stage_op
74                            (.p(p[j]), .g({g[j], C[c_base_idx]}), .G(C[j]));
75                    end
76                end
77            end
78            else begin
79                localparam i_red_stage = $clog2(step);
80                localparam start_idx_red = (1<<(red_stages_no-i_red_stage+1));
81                for (j = c_index_start; j <= c_index_end; j = j + (step<<1)) begin
82                    : expansion_stage_op
83                        localparam c_base_idx = j - step;
84                        localparam red_group = j>>(i_red_stage);
85                        localparam red_idx = start_idx_red + red_group;
86                        grey_carry_operator expansion_stage_op
87                            (.p(p_inter_red[red_idx]), .g({g_inter_red[red_idx], C[c_base_idx]}), .G(C[j]));
88                    end
89                end
90            end
91        endgenerate
92    endmodule

```

7. 64 adder using Parallel Prefix Adder Brent Kung

a) RTL schematic :



b) RTL code :


```
1 module ppa_brentkung #(
2     parameter N = 64
3 )(
4     input [N-1:0] x, y,
5     input Cin,
6     output [N-1:0] s,
7     output Cout
8 );
9     wire [N-1:0] g, p, c;
10    gp_logic #(.N(N)) gp_logic_inst (.x(x), .y(y), .g(g), .p(p));
11    sum_logic #(.N(N)) sum_logic_inst (.c(c), .p(p), .s(s));
12    wire [N-1:0] c_network;
13    bk_prefix_tree #(.N(N)) bk_prefix_tree_inst (.g(g), .p(p), .Cin(Cin), .C(c_network));
14    assign Cout = c_network[N-2];
15    assign c = {c_network[N-2:0], Cin}; // Concatenate, not slice assignment
16 endmodule
```

8. testbench code for 64 adder

a) code

```
1 module ppa_brentkung_tb;
2
3 // -----
4 // Parameters
5 // -----
6 parameter N = 64; // Parameterized Width
7 localparam NUM_RANDOM_TESTS = 1000;
8
9 // -----
10 // Inputs & Outputs
11 // -----
12 reg [N-1:0] A;
13 reg [N-1:0] B;
14 reg Cin;
15
16 wire [N-1:0] Sum;
17 wire Cout;
18
19 // -----
20 // Variables for Verification
21 // -----
22 reg [N:0] expected_result; // N-bit to hold Sum + Carry
23 integer i, j;
24 integer error_count = 0;
25
26 // -----
27 // Instantiate the Unit Under Test (UUT)
28 // -----
29 ppa_brentkung #(N(N)) uut (
30     .x(A),
31     .y(B),
32     .Cin(Cin),
33     .s(Sum),
34     .Cout(Cout)
35 );
36
37 // -----
38 // Test Procedure
39 // -----
40 initial begin
41     // Initialize
42     A = 0; B = 0; Cin = 0;
43
44     $display("=====");
45     $display(" Starting Self-Checking Testbench for          , N);
46     $display("-----");
47
48     // --- 1. Directed Corner Cases ---
49     $display("---- Running Directed Corner Cases ----");
50
51     check_case(N(1'b0)), (N(1'b0)), 1'b0); // Zero check
52     check_case(N(1'b0)), (N(1'b0)), 1'b1); // Carry In check
53     check_case(N(1'b1)), (N(1'b0)), 1'b0); // Max Value check (No Cout)
54     check_case(N(1'b1)), (N(1'b0)), 1'b1); // Max Value check (With Cout)
55
56     // Alternating Bits Logic
57     check_case((N/2)(2'b10)), ((N/2)(2'b01)), 1'b0);
58
59     // --- 2. Random Verification Loop ---
60     $display("Un--- Running          , NUM_RANDOM_TESTS);
61     Random Test Vectors ---"
62     for (i = 0; i < NUM_RANDOM_TESTS; i = i + 1) begin: random_test
63         reg [N-1:0] rand_A, rand_B;
64
65         // Robust random generation for widths > 32-bits
66         for (j = 0; j < N; j = j + 32) begin
67             rand_A[j +: 32] = $random;
68             rand_B[j +: 32] = $random;
69         end
70
71         check_case(rand_A, rand_B, $random % 2);
72     end
73
74     // --- 3. Final Summary ---
75     $display("=====");
76     if (error_count == 0) begin
77         $display(" SUCCESS: All tests passed!");
78     end else begin
79         $display(" FAILURE: Found          , error_count);
80         $display(" mismatches."
81     $display("=====");
82
83     $finish;
84 end
85
86 // -----
87 // Task: check_case
88 // -----
89 task check_case;
90     output [N-1:0] in_A;
91     input [N-1:0] in_B;
92     input in_Cin;
93     begin
94         A = in_A;
95         B = in_B;
96         Cin = in_Cin;
97
98         // Behavioral Golden Reference
99         expected_result = in_A + in_B + in_Cin;
100
101         #10; // Wait for logic to settle
102
103         if ((Cout, Sum) != expected_result) begin
104             error_count = error_count + 1;
105             $display("ERROR Time: %t | A: %h | B: %h | Cin: %b", $time, A, B, Cin);
106             $display(" Expected: %h | Got: %h", expected_result, Cout, Sum);
107         end
108     end
109 endtask
110
111 endmodule
112
```

b) Waveform




c) Test-Bench log

```
run all
=====
Starting Self-Checking Testbench for 64-bit PPA
=====
--- Running Directed Corner Cases ---

--- Running 1000 Random Test Vectors ---
=====
SUCCESS: All tests passed!
=====
```

12. IMPLEMENTATION

a) Implementation schematic



13. Utilization

Name ¹	Slice LUTs (63400)	Slice (15850)	LUT as Logic (63400)	Bonded IOB (210)
N ppa_brentkung	134	47	134	194

14. Timing Reports

a) setup

Name	Slack ¹	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
↳ Path 1	∞	8	7	6	x[38]	Cout	22.960	4.619	18.341	∞	input port clock
↳ Path 2	∞	9	8	6	x[38]	s[58]	22.137	5.182	16.955	∞	input port clock
↳ Path 3	∞	9	8	6	x[38]	s[59]	21.805	4.954	16.851	∞	input port clock
↳ Path 4	∞	9	8	6	x[38]	s[54]	21.673	4.932	16.741	∞	input port clock
↳ Path 5	∞	9	8	6	x[38]	s[63]	21.261	4.662	16.599	∞	input port clock
↳ Path 6	∞	8	7	6	x[38]	s[61]	21.215	4.839	16.376	∞	input port clock
↳ Path 7	∞	8	7	6	x[38]	s[62]	21.174	4.592	16.583	∞	input port clock
↳ Path 8	∞	8	7	6	x[38]	s[60]	21.117	4.600	16.517	∞	input port clock
↳ Path 9	∞	8	7	6	x[38]	s[57]	21.115	4.828	16.287	∞	input port clock
↳ Path 10	∞	9	8	6	x[38]	s[55]	21.087	4.729	16.358	∞	input port clock

b) hold

Name	Slack ¹	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
↳ Path 11	∞	3	2	4	y[53]	s[53]	2.322	1.369	0.953	-∞	input port clock
↳ Path 12	∞	3	2	5	y[55]	s[55]	2.344	1.420	0.924	-∞	input port clock
↳ Path 13	∞	3	2	5	y[52]	s[52]	2.369	1.384	0.985	-∞	input port clock
↳ Path 14	∞	3	2	4	y[43]	s[43]	2.374	1.376	0.998	-∞	input port clock
↳ Path 15	∞	3	2	4	y[38]	s[38]	2.377	1.372	1.005	-∞	input port clock
↳ Path 16	∞	3	2	4	y[50]	s[50]	2.403	1.401	1.002	-∞	input port clock
↳ Path 17	∞	3	2	4	y[58]	s[58]	2.404	1.417	0.987	-∞	input port clock
↳ Path 18	∞	3	2	4	y[44]	s[44]	2.407	1.388	1.019	-∞	input port clock
↳ Path 19	∞	3	2	6	y[54]	s[54]	2.415	1.375	1.040	-∞	input port clock
↳ Path 20	∞	3	2	5	y[56]	s[57]	2.415	1.402	1.013	-∞	input port clock