Course Title:	COE
Course Number:	328
Semester/Year (e.g.F2016)	2020
Instructor:	
Assignment/Lab Number:	Lab 1
Assignment/Lab Title:	
Submission Date:	
Due Date:	

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Youssef	Kirolos	500968175	04	K.Y

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Table of Contents

Introduction

Purpose of lab

Lab work

Figure for Block Diagram

Figure for waveform

Part 2

Figure for VHDL Code

Figure for waveform

Part 3

Figure For 2 VHDL Codes

Figure for Combined block Diagram

Figure for Waveform

Discussion & Conclusion

Result discussion

Lab Take-Aways

Introduction

Lab Objectives

- ♦ Introduction to Quartus II software and its tools
- ♦ To design, compile and simulate block diagram schematics and VHDL-based design
- ♦ Introduction to modular design and mixed-design entry

Lab work

Figure for Block Diagram




Figure for waveform




Figure for VHDL Code





Figure for waveform



Part 3

Figure For 2 VHDL Codes

```
LIBRARY ieee;
    2
         USE ieee.std_logic_1164.all;
    3
         USE ieee.std_logic_unsigned.all;
    4
    5
       ENTITY lab1_vhdl1 IS
    6
        PORT (
    7
         x1,x2,x3 : IN STD_LOGIC ;
        f : OUT STD_LOGIC );
    8
    9
         end lab1 vhdl1;
   10
   11
        ARCHITECTURE Behavior OF lab1_vhdl1 IS
   12
        BEGIN
   13
        f <= -- Insert code here
         END Behavior;
   14
   15
   16
     LIBRARY ieee;
     USE ieee.std_logic_1164.all;
    USE ieee.std_logic_unsigned.all;
5 ENTITY lab1_vhd12 IS
6 PORT (
7
    w1, w2, w3, w4 : IN STD_LOGIC ;
    -g,h : OUT STD_LOGIC );
8
9
    end lab1_vhd12;
10
11
  ARCHITECTURE Behavior OF lab1_vhd12 IS
12 | BEGIN
     -- Insert code here
13
14
    END Behavior;
15
16
17
```

Figure for Combined block Diagram




Figure for Waveform

1 19	ule loi vv	avcioiiii						11
		Value at 0 ps	0 ps	20.0 ns	40.0 ns	60.0 ns	80.0 ns	100,0 ns 120.0 ns
	Name		os J					
	w1	B0						
	w2	B0						
	w3	B1						
	w4	B0						
	x2	B0						
••	f	B0						

Discussion & Conclusion

The objective of this lab is to familiarize ourselves with the Quartus 2 program and the different methods of simulating and representing a circuit with logic gates.

Result discussion

The results

As expected, the waveform output represented the combination of the VHDL codes shown in the combined block diagram (a sum of product of 3 inputs) and matched the truth table.

Lab Take-Aways

Quartus is a powerful tool for simulating complex circuits that can be broken down into simpler functions in cascade and can conveniently display the output value of the circuit when the input values are manipulated.