Name:kirollos gerges sobhy

Fifo verification

Test plan:

1-test the reset

2-test the write with random data

3-test the output after putting the data in a queue we made in the tetst

4-make random read and write and rest all of them is random

5- I made directed test to test the overflow and underflow

#### Assertions:

- `a1`: This property checks that the signal `f.full` goes low after `f.wr\_ack` is asserted, indicating that a write operation has been acknowledged and space is available in the buffer.

```
@(posedge f.clk) f.full |=> !f.wr_ack;
```

- `a2`: This property checks that when the signal `f.wr\_ack` is asserted and the buffer is almost full, then the `f.full` signal is asserted, indicating that the buffer is now full.

```
@(posedge f.clk) (f.almostfull ##1 f.wr ack) |=> f.full;
```

- `a3`: This property checks that when both the `f.rd\_en` and `f.almostempty` signals are asserted, then the `f.empty` signal is asserted, indicating that the buffer is now empty.

```
@(posedge f.clk) f.rd en&f.almostempty |=> f.empty;
```

- `a4`: This property checks that when the `f.rd\_en` signal is asserted and the buffer is empty, then the `f.underflow` signal is asserted, indicating that a read operation was attempted when the buffer was already empty.

```
@(posedge f.clk) (f.empty &f.rd en) |-> f.underflow;
```

- `a5`: This property checks that when the `f.wr\_en` signal is asserted and the buffer is full, then the `f.overflow` signal is asserted, indicating that a write operation was attempted when the buffer was already full.

```
@(posedge f.clk) (f.full&f.wr en) |=> f.overflow;
```

### Code of the top and interface of the fifo

```
* module:fifo_interface
* auther:kinolous garges subthy

interface FIFO_Hfclk0;

* input bit clk;

* input bit clk;

* input design

logic w.en;
logic w.en;
logic rd.en;
logic rd.en;
logic rst_n;

* output design

logic fill;
logic almostenil;
logic amostenil;
logic amostenil;
logic amostenil;
logic amostenil;
logic methor;
logic moderflow;
logic moderflow;
logic moderflow;
logic moderflow;
logic moderflow;
logic moderflow;
logic week;

* modport SUf(input clk,data_in,w_en,rd_en,rst_n,output data_out,full_almostenil,enpty,almostenpty,overflow,underflow,w_ack;//modports for the design modport SUf(input clk,data_out, full_ almostfull, empty, almostenpty, overflow, underflow,w_ack;//modports for the testbench enditterface
```

The testing code and the assertions:

```
22: cross rst_cover_point, d_cover_point(
    bins rd_rst= binsof(rst_cover_point.one_rst) && binsof(rd_cover_point.one_rd);

33

34

35

36

37

38

andgroup

andgro
```

```
endproperty

//this check is almostfull and then one write is done then full signal will get high
property a2;

@(nosedge f.clk) (f.almostfull ##1 f.wr_ack) |-> f.full;

endproperty

//sf almostfull is rise and then rd_en is one then empty flag must be set
property a3;

@(nosedge f.clk) f.rd_en&f.almostempty |-> f.empty;

endproperty

//sf empty is set and rd_en is set then under flow is done
property a4;

@(nosedge f.clk) (f.empty &f.rd_en) |-> f.underflow;

endproperty

//sf full is set and there is a write operation is done then over fllow is set
property a5;

@(nosedge f.clk) (f.full&f.wr_en) |-> f.overflow;

endproperty

is assert assert property(a1);
assert1: assert property(a2);
assert2: assert property(a4);
assert3: cover property(a3);


c_assert4: cover property(a3);
c_assert5: cover property(a5);
```

# The snapshots:

# Functional coverage

overgroup instance \/fifo_top/tb/cover_inst	91.66%	100	-	Uncovered
covered/total bins:	16	18	-	
missing/total bins:	2	18	-	
% Hit:	88.88%	100	-	
Coverpoint rst_cover_point	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin z_rst	1	1	-	Covered
bin one_rst	10827	1	-	Covered
Coverpoint wr_cover_point	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	_	
% Hit:	100.00%	100	-	
bin z_w	5397	1	-	Covered
bin one_w	5431	1	-	Covered
Coverpoint rd_cover_point	100.00%	100	-	Covered
covered/total bins:	2	2	_	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin z rd	5432	1	-	Covered
bin one rd	5396	1	-	Covered
Coverpoint data cover point	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	_	
bin max	3373	1	-	Covered
bin min	3300	1	-	Covered
bin min max	557	1	-	Covered
bin max min	534	1	-	Covered
default bin other	4155		-	Occurred
Cross cl	75.00%	100	_	Uncovered
covered/total bins:	3	4	-	
missing/total bins:	1	4	-	
% Hit:	75.00%	100	-	
Auto, Default and User Defined Bins:				
bin wr rst	5431	1	-	Covered
bin <one rst,z="" w=""></one>	5396	1	-	Covered
bin <z rst,z="" w=""></z>	1	1	-	Covered
bin <*,one w>	0	1	1	ZERO
Cross c2	75.00%	100	-	Uncovered
covered/total bins:	3	4	_	
missing/total bins:	1	4	-	
% Hit:	75.00%	100	-	
Auto, Default and User Defined Bins:				
bin rd rst	5396	1	-	Covered
bin <one_rst,z_rd></one_rst,z_rd>	5431	1	-	Covered
bin <z_rst,z_rd></z_rst,z_rd>	1	1	-	Covered

Cross c2		7	5.00%	100	-	Uncover
covered/total bins:			3	4	-	
missing/total bins:			1	4	-	
% Hit:		7	5.00%	100	-	
Auto, Default and User I	Defined B	ins:				
bin rd_rst			5396	1	_	Covered
bin <one_rst,z_rd></one_rst,z_rd>			5431	1	-	Covered
bin <z_rst,z_rd></z_rst,z_rd>			1	1	-	Covered
bin <*,one_rd>			0	1	1	ZERO
Directive Coverage:						
Directives	5	5	0	100.00%		
DIRECTIVE COVERAGE:						
Name		Design Design	Lang	File (Line)	Hits S	Status
		Unit UnitType				
/fifo top/tb/c assertl		fifo tb Verilog	SVA	fifo tb.sv(173	) 2	Covered
fifo top/tb/c assert2		fifo tb Verilog	SVA	fifo tb.sv(174	) 1	Covered
fifo top/tb/c assert3		fifo_tb Verilog	SVA	fifo_tb.sv(175	) 94	Covered
		# 1 # 1 T		6:6 (176	1	Comment
/fifo_top/tb/c_assert4		fifo_tb Verilog	SVA	I110_tb.sv(1/6	, -	covered



#### The assertions coverage:

