SIEMENS

LAB-6


1. Your Verilog-A model for the PFD.

```
// AMS PLL Project: Phase Frequency Detector (PFD)
`include "constants.vams"
`include "disciplines.vams"
// REF: Reference signal
// FB: Feedback signal
// UP: Up signal (FB late)
// DN: Down signal (FB early)
module PFD2 (REF, FB, UP, DN);
    // VDD and threshold voltage for digital signals
    parameter real VDD = 1.2;
    parameter real thresh = 0.6;
    // rise/fall/delay times of PFD output
    parameter real trise = 100p, tfall = 100p, td = 0;
    input REF, FB;
    output UP, DN;
    electrical REF, FB, UP, DN;
    // Internal UP and DN signals
    // * add line here *
    real DN i, UP i;
    analog begin
        // Check DN i state when REF arrives
        // * add line here *
        @(cross(V(REF)-thresh,1))
            if(DN i < thresh)</pre>
                 UP i=VDD;
            else begin
                UP i = 0;
                 DN i = 0;
            end
        // Check UP i state when FB arrives
        @(cross(V(FB)-thresh,1))
            // * add line here *
            if(UP i < thresh)</pre>
                 DN i = VDD;
            else begin
```

```
// * add line here *
    // * add line here *
    UP_i = 0;
    DN_i = 0;
end


V(UP) <+ transition(UP_i,td,trise,tfall);
// * add line here *
    V(DN) <+ transition(DN_i,td,trise,tfall);
end
endmodule</pre>
```

2-Make a simple testbench to test the PFD. Deliver a snapshot clearly illustrating the PFD operation (similar to Fig. 6.13 and Fig. 6.14).





The previous figure shows the affect when the Vin is faster than the Vrefernce (FB) the UP signal is high



The previous figure shows the affect when the Vin is slower than the Vrefernce (FB) the DOWN signal is high

3-Your Verilog-A model for the CHP.


```
`include "constants.vams"
`include "disciplines.vams"
// UP: Up signal
// DN: Dn signal
// IOUT: CHP current output
// Since the output is current, IOUT cannot be left
unconnected (o.c.) in the testbench
module CHP(UP, DN, IOUT);
    input UP, DN;
    inout IOUT;
    electrical UP, DN, IOUT;
    // ichp: CHP current
    parameter real ichp = 10u from [0:inf);
    // Threshold voltage for digital signals
    parameter real thresh=0.6;
    // rise/fall/delay times of CHP output
    parameter real trise=100p, tfall=100p, td=0;
    // Internal variable for CHP output current
    real IOUT i = 0;
    analog begin
        // Generate events at UP and DN transitions
        @(cross(V(UP)-thresh,0))
        // * add line here *
        @(cross(V(DN)-thresh,0))
        // * add line here *
        if ((V(UP) > thresh) && (V(DN) < thresh))
            IOUT i = -ichp;
        // * add line here *
        else if ((V(UP) < thresh) && (V(DN) > thresh))
            IOUT i = ichp;
        else
            // * add line here *
            IOUT i = 0;
```


```
I(IOUT) <+ transition(IOUT_i,td,trise,tfall);
end
endmodule</pre>
```

4-Make a simple testbench to test the CHP. Deliver a snapshot clearly illustrating the CHP operation (similar to Fig. 6.18).


190







the Vin is faster than VFB so the output current for the charge pump is positive





the Vin is slower than VFB so the output current for the charge pump is negative

5-Your Verilog-A model for the VCO.

```
// AMS PLL Project: Voltage Controlled Oscillator (VCO)
`include "constants.vams"
`include "disciplines.vams"
module VCO(VCTRL, VOUT);
    parameter real VHIGH = 1.2;
    parameter real Vmin=0.2;
    parameter real Vmax=1 from (Vmin:inf);
    parameter real Fmin=0.5G from (0:inf);
    parameter real Fmax=2.02G from (Fmin:inf);
    parameter real trise=100p, tfall=100p, td=0;
    input VCTRL;
    output VOUT;
    voltage VCTRL, VOUT;
    // * add line here *
    real freq,phase,VOUT i,sine;
    analog begin
        // compute the freq from the input voltage
        freq = ((V(VCTRL) - Vmin) * (Fmax - Fmin) / (Vmax -
Vmin)) + Fmin;
        // bound the frequency
        // * add line here *
        if (freq > Fmax) freq = Fmax;
        if (freq < Fmin) freq = Fmin;</pre>
        // calculate the phase (modulo 2*pi)
        // * add line here *
        phase=2*MPI*idtmod(freq, 0.0, 1.0, -0.5);
        // generate the output
        sine = sin(phase);
        @(cross(sine,0))
            ;
        if (sine > 0)
```

6. Make a simple testbench to test the VCO. Deliver a snapshot clearly illustrating the VCO operation (similar to Fig. 6.11, but a single tuning curve is enough, i.e., no corner sim required). Add a marker to show the tuning voltage corresponding to the required output frequency.





measure frequency -trace Vout:V -thres

```
# WED 500.03199M

# 625.03953M

# 750.04772M

# 875.05523M

# 1.0000635G

# 1.1250711G

# 1.2500794G

# 1.375087G

# 1.5000953G


window home
```

7. Your Verilog-A model for the divider.


```
// AMS PLL Project: Frequency Divider
`include "constants.vams"
`include "disciplines.vams"
module divider(VIN, VOUT);
   output VOUT; voltage VOUT; // output
   // output voltage in high
   parameter real vh=1.2;
state
   parameter real v1=0; // output voltage in low
state
   parameter real vth=0.6; // threshold voltage at input
   parameter integer ratio=8 from [2:inf); // divider
ratio
   parameter real tt=10p from (0:inf); // transition time
of output signal
   parameter real td=0 from [0:inf); // average delay
from input to output
   // *** add line here ***
   real out value=0,count;
   analog begin
       @(cross(V(VIN) - vth, 1)) begin
           if (count==floor(ratio/2)) begin
               out value = vh;
           // *** add line here ***
           end
           else if (count==floor(ratio)) begin
               out value = vl;
               count=0;
               // *** add line here ***
           //else
               //count=count+1;
           end
           count = count + 1;
   end
      V(VOUT) <+ transition(out value, td, tt);</pre>
```

end endmodule


8. Make a simple testbench to test the divider. Deliver a snapshot clearly illustrating the divider operation (similar to Fig. 6.20).




9. Design the divider at the transistor level. Deliver a snapshot clearly illustrating the transistor level schematic of the DFF that you used in the design.




the divider schematic composed of 3 Dff to divide the frequency by 3 and one timing DFF to adjust the output with the clock.



The schematic of DFF




The inverter used in the DFF




The transmission gate used in the DFF

10. Using the same previous divider testbench, test your transistor level divider. Deliver a snapshot clearly illustrating the divider operation (similar to Fig. 6.20).



11. Integrate the PLL as shown in Fig. 6.2 using Verilog-A models only. Simulate the PLL using config view and hierarchy editor. Deliver a snapshot clearly illustrating the VCO control voltage (similar to Fig. 6.7). Add a cursor to show the value of the

control voltage after lock.



12. Given kvco, analytically calculate the control voltage at which the PLL should achieve lock.


Kvco=1.9Ghz and Fin= 166.7Mhz and Fout=8*166.7Mhz & fmin=0.5Ghz & Vmin=0.2 → vctrl=(Fout-Fmin/Kvco)+0.2=0.638v

 $\underline{\textbf{13. Compare the control voltage simulated value with the analytically calculated value.}}$

Comment.

They are equal.

14. Integrate the PLL as shown in Fig. 6.2 using Verilog-A models only. Simulate the PLL using config view and hierarchy editor. Deliver a snapshot clearly illustrating the PLL operation (similar to Fig. 6.8). Add "A/B marker" to indicate the reference and output frequencies.




15. Deliver a snapshot of the log file of the previous simulation clearly illustrating the success of the simulation and the simulation time.

```
During simulation, the CPU load for active processors is : 9 (40.0 %) 1 (41.4 %) 2 (100.0 %) 3 (47.5 %) Total: 268.9% (41.4 %) 2 (100.0 %) 3 (47.5 %) 9 (10.1 Linear Line
         inalTimeOP: writing operating point information to rawfile.
    Opening the PSF file ../psf/finalTimeOP.info ...
modelParameter: writing model parameter values to rawfile.
    Opening the PSF file ../psf/outputParameter.info ...
designParamVals: writing netlist parameters to rawfile.
    Opening the PSFASCII file ../psf/designParamVals.info ...
primitives: writing primitives to rawfile.
    Opening the PSFASCII file ../psf/primitives.info.primitives ... subckts: writing subcircuits to rawfile.
         pening the PSFASCII file ../psf/subckts.info.subckts ...
    Aggregate audit (1418 AM, Toe Spi7, 2004);
Time under (TV - 75° ms, clapsed - 48° ms, util - 1558.
Time under (TV - 75° ms, clapsed - 48° ms, util - 1558.
Time spint in licensing: clapsed - 53° ms, percentage of total - 5.19%.
Simulation started at: (0.1417 AM, Tue Spi 77, 2004, mede at: 10.14:18 AW, Tue Spi 77, 2004, with elapsed time (well clock): 447 ms.
Spectre completes into errors, 13 manages, and 14 motion of the complete of the comple
                  ice from spectre during <u>transient analysis 'tran'</u>.
Multithreading is disabled due to the size of the design being too small.
                  tran: time = 1.271 ns (2.54 %), step = 277.3 ps (555 m%)
         notice from spectre at time = 1.82534 ms during transient analysis 'tran'.
Found trapezoidal ringing on node WDp.
Found trapezoidal ringing on node WDp.
Found trapezoidal ringing on node WDp.
Doubtice from spectre at time = 3.00 ms during transient analysis 'tran'.
Found trapezoidal ringing on node WDp.
                tice from spectre at time = 4.88638 ms during <u>transient analysis 'tran'</u>.
Found trapezoidal ringing on mode WBp.
It the from spectre at time = 3.44319 ms during <u>transient analysis 'tran'</u>.
Found trapezoidal ringing so mode.
Farther occurrences or this notice will be suppressed.
```

16. Replace the Verilog-A view of the divider with the schematic (transistor level) view.


Deliver a snapshot of the new configuration in hierarchy editor.




Config view

17. Integrate the PLL as shown in Fig. 6.2 using Verilog-A models of all blocks except the divider. Use the schematic view of the divider. Simulate the PLL using config view

and hierarchy editor. Deliver a snapshot clearly illustrating the VCO control voltage (similar to Fig. 6.23).



18. Integrate the PLL as shown in Fig. 6.2 using Verilog-A models of all blocks except the divider. Use the schematic view of the divider. Simulate the PLL using config view and hierarchy editor. Deliver a snapshot clearly illustrating the PLL operation (similar to Fig. 6.24). Add "A/B marker" to indicate the reference and output frequencies.



19. Deliver a snapshot of the log file of the previous simulation clearly illustrating the

success of the simulation and the simulation time.

20. Compare the simulation time of (13) and (17). Comment.

Simulation time of Verilog A model is: 757ms

Simulation time of transistor level model is: 164s

| The time taken by transistor level model is much higher . |
|---|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |