

---

# EE230-02 RFIC II

## Fall 2018

### Lecture 21: PLL Wrap-up

Prof. Sang-Soo Lee  
[sang-soo.lee@sjsu.edu](mailto:sang-soo.lee@sjsu.edu)  
ENG-259

# Schedule

---

No Class – I am traveling

- Nov.15, Thursday
- Nov. 20, Tuesday HW#3 Due

Remaining schedule


- Nov. 27            Project Presentation Group 1-3
- Nov. 29            Project Presentation Group 4-6
- Dec. 4             Project Presentation Group 7-9 & PA Lecture
- Dec. 6             PA lecture & Final Review
- Dec. 10            Project Report Due
- Dec. 14            Final Exam at 2:45 PM

# Project Presentation

Group	Student 1	Student 2	Presentation Order
1	Chad	Muhammad	8
2	Khoa	Yueyang	5
3	Jesus		4
4	Lenny		3
5	Ashley	Lava	2
6	Justin	Arthur	1
7	Hoa	Cuong	6
8	Xing	Alex	7
9	Yu-Chung		9

# Project Description

1.9 GHz Charge Pump PLL  
VDD=1V



# Project Report



---

## One Project Report per group

- Report should include the followings
  - Verilog-A or Verilog-AMS model and simulation results
  - Matlab behavioral simulation showing stability
  - Schematic capture of major blocks
  - Key Simulation results
  - Summary table showing the performance achieved
- Report should be in IEEE conference paper format
- Project Report due : 5 PM, Dec 10

## Project Reference

## Reference: Charge Pump PLL\*



\* A 216 $\mu$ W 281MHz-1.126GHz Self-Calibrated SSCG PLL  
with 0.6V Supply Voltage in 55nm DDC™ CMOS Process – Unpublished work by Ahn & Lee

# Target Spec – Beat the best

TABLE I  
PERFORMANCE COMPARISON

	Ref[4]	This Work	
Process	0.13 $\mu$ m CMOS	Conventional 55nm CMOS	DDC 55nm CMOS
Supply Voltage	0.5V	0.85V	0.6V
PLL Locking Range [MHz]	360 ~ 610	257 ~ 1,218	281 ~ 1,126
RMS Jitter	8.01ps @550MHz	12.75ps @800MHz	8.16ps @800MHz
Power Consumption	1.25mW @550MHz	701 $\mu$ W @800MHz	216 $\mu$ W @ 800MHz
Active Die Area	0.04mm <sup>2</sup>	0.06mm <sup>2</sup>	0.06mm <sup>2</sup>
FoM [dB]	-221	-219	-228

$$* \text{FoM} = 10 \cdot \log \left( \text{Jitter}^2 \cdot \text{Power} / 1\text{mW} \right)$$

# Design Constraint

- Architecture: Type-II Integer-N Charge Pump PLL
- Goal is to achieve FoM < -220 dB with the following constraint
  - Use 45nm technology PDK in gpdk045
  - VDD=1V
  - Device types available for the design
  - → nmos1v, pmos1v, resnsppoly, Ideal cap
  - RefCLK = 30 MHz
  - Bias Current : Use “ideal\_bias” current cell in the next slide
  - PVT corners
    - TT, 1V, 27C
    - SS, FF
    - 0.9V, 1.1V
    - -40C, 125C




# Bias Current

Lib: ee288lib

Cell: ideal\_bias

Choose different value for IBIAS to vary the output current level



# References

---

## ➤ PLL

- Rishi Ratan, From Chapter 3, MS Thesis, UIUC, 2014
- H. Ahn and S. Lee, *File name: VLSI2014\_PLL\_v7*

## ➤ Verilog-A

- VCO\_VerilogA\_ECE546\_UIUC
- PLL\_Jitter\_measurement\_in\_Spectre


## ➤ Verilog-AMS

- Rishi Ratan, Chapter 6, MS Thesis, UIUC, 2014

## ➤ Jitter measurement

- PLL\_Jitter\_measurement\_in\_Spectre
- <https://www.youtube.com/watch?v=VvkHPoSVpVc>

# Modeling of Charge-Pump PLL




$$\begin{aligned}
 LG(s) &= K_{PD} \cdot F(s) \cdot \frac{K_{VCO}}{s} \\
 &= K_{PD} \cdot K_{VCO} \cdot \frac{s + \frac{1}{RC_1}}{C_2 s^2 \left( s + \frac{C_1 + C_2}{RC_1 C_2} \right)}
 \end{aligned}$$

$$\omega_z = \frac{1}{RC_1}; \quad \omega_{p1} = \omega_{p2} = 0; \quad \omega_{p3} = \frac{C_1 + C_2}{RC_1 C_2}$$

$$\phi_M = \arctan\left(\frac{\omega_{ugb}}{\omega_z}\right) - \arctan\left(\frac{\omega_{ugb}}{\omega_{p3}}\right)$$

# Open Loop Transfer Function



# Linear Model of Charge-Pump PLL

$$\begin{aligned} LG(s) &= K_{PD} \cdot F(s) \cdot \frac{K_{VCO}}{s} \\ &= K_{PD} \cdot K_{VCO} \cdot \frac{s + \frac{1}{RC_1}}{C_2 s^2 \left( s + \frac{C_1 + C_2}{RC_1 C_2} \right)} \end{aligned}$$


$$\omega_z = \frac{1}{RC_1}; \quad \omega_{p1} = \omega_{p2} = 0; \quad \omega_{p3} = \frac{C_1 + C_2}{RC_1 C_2}$$

$$\phi_M = \arctan\left(\frac{\omega_{ugb}}{\omega_z}\right) - \arctan\left(\frac{\omega_{ugb}}{\omega_{p3}}\right)$$

$$\omega_{ugb} = \omega_z \sqrt{\frac{C_1}{C_2} + 1}$$

$$\phi_{M\_max} = \arctan\left(\sqrt{\frac{C_1}{C_2} + 1}\right) - \arctan\left(\frac{1}{\sqrt{\frac{C_1}{C_2} + 1}}\right)$$

# What is arctangent ?



If  $C_1/C_2 = 10$ , then Phase Margin is

$$\arctan(\sqrt{11}) = 73.2213451 \text{ degree} \quad \text{---} \quad \arctan(1 / \sqrt{11}) = 16.7786549 \text{ degree} \quad \text{==} \quad \mathbf{57 \text{ degree}}$$

# Loop Filter Design Procedure

1. Choose desired bandwidth  $\omega_{ugb}$ , phase margin  $\phi_M$  and resistor  $R$  according to specification. Then calculate the  $K_c$  from Eq. 4.6:

$$K_c = \frac{C_1}{C_2} = 2(\tan^2(\phi_M) + \tan(\phi_M)\sqrt{\tan^2(\phi_M) + 1}) \quad (4.6)$$

2. From Eq. 4.4 we have:

$$\omega_z = \frac{\omega_{ubg}}{\sqrt{\frac{C_1}{C_2} + 1}} \quad (4.7)$$


$$C_1 = \frac{1}{\omega_z R}; C_2 = \frac{C_1}{K_c}; \quad (4.8)$$

3. From aforementioned equations, we can determine the value for  $I_{CP}$ :

$$I_{CP} = \frac{2\pi C_2}{K_{VCO}} \cdot \omega_{ugb}^2 \cdot \sqrt{\frac{\omega_{p3}^2 + \omega_{ugb}^2}{\omega_z^2 + \omega_{ugb}^2}} \quad (4.9)$$

# PLL Verilog AMS Modeling from Ashley


\*Adapted from Ratan Thesis “Design of a Phase Locked Loop Based Clocking Circuit for High Speed Serial Link Applications”






# MATLAB Simulation

Gain of Open Loop Transfer Function



Phase of Open Loop Transfer Function



```
>> R1, C1, C2, Phase_Margin
```

```
R1 =
```

```
4.386805741739931e+04
```

```
C1 =
```

```
4.256896951639885e-12
```

```
C2 =
```

```
2.837931301093257e-13
```


```
Phase_Margin =
```

```
59.466816794831374
```

# Transient Simulation

```
average(freq(v("/VOUT" ?result "tran") "rising" ?xName "time" ?mode "auto" ?threshold
0.0))
```

Expression	Value
average(freq(v...)	1.920E9



# PLL Practical Design Example

	Spec.	Result
Kvco	$< 300\text{MHz/V}$	216 ~ 274MHz/V
Power	$< 9\text{mW}$	2.0 ~ 2.5mW @ 324MHz
Locking Time	$< 30\mu\text{s}$	$< 10\mu\text{sec}$
Wc	$< (1/10)*W_i$	22 ~ 45
Wz	$> 3W_c$	3.76 ~ 4.77
Wp	$< W_c/3$	3.94 ~ 4.64
Damping Factor	$\sim 1.0$	1.006 ~ 1.133
Phase Margin	$> 50$	$> 51.97$
Jitter(peak-to-peak)	$< 0.1 \text{ UI } (\sim 300\text{ps})$	VCO: $\sim 50\text{ps}$ , PLL: $\sim 65\text{ps}$
Jitter_rms	$10^{-7} \text{ BER } (\sim 30\text{ps})$	VCO: $\sim 7.5\text{ps}$ , PLL: $\sim 11 \text{ ps}$

- ICP = 16uA, Rz=21.8k, Cz=29.1pF, Cp=1.77pF

# Behavioral Model

- Open-Loop Transfer Function

$$TF(s) = \frac{I_{CP}K_{VCO}}{2\pi N} \frac{1 + sR_zC_z}{s^2(C_z + C_p)(1 + sR_zC_p)}$$

- Natural Frequency ( $\omega_n$ )

$$\omega_n = \sqrt{\frac{I_{CP}K_{VCO}}{2\pi C_z N}} \quad \zeta = \frac{R_z}{2} \sqrt{\frac{C_z I_{CP}K_{VCO}}{2\pi N}}$$

- Damping Factor ( $\zeta$ )

- Crossover Frequency ( $\omega_c$ )

$$\omega_c = \frac{I_{CP}K_{VCO}R_z}{2\pi C_z N} \frac{C_z}{C_z + C_p}$$


- Stability Criteria

$$\omega_n^2 < \frac{\omega_{in}^2}{\pi(C_z R_z \omega_{in} + \pi)}$$


- Phase Margin

$$PM = \tan^{-1}\left(\frac{\omega_c}{\omega_z}\right) - \tan^{-1}\left(\frac{\omega_c}{\omega_{p2}}\right)$$


# Behavioral Simulation









# Charge Pump










```

db(vout:MONTE_CARLO-1) -9.45387
db(vout:MONTE_CARLO-2) -9.59108
db(vout:MONTE_CARLO-3) -9.42752
db(vout:MONTE_CARLO-4) -9.5539
db(vout:MONTE_CARLO-5) -9.42189
db(vout:MONTE_CARLO-6) -9.53899
db(vout:MONTE_CARLO-7) -9.58404
db(vout:MONTE_CARLO-8) -9.77915
db(vout:MONTE_CARLO-9) -9.24987
db(vout:MONTE_CARLO-10) -9.11211
db(vout:MONTE_CARLO-11) -10.1427
db(vout:MONTE_CARLO-12) -9.8082
db(vout:MONTE_CARLO-13) -9.47141
db(vout:MONTE_CARLO-14) -9.55923
db(vout:MONTE_CARLO-15) -8.88323
db(vout:MONTE_CARLO-16) -9.11012
db(vout:MONTE_CARLO-17) -9.12074
db(vout:MONTE_CARLO-18) -9.71579
db(vout:MONTE_CARLO-19) -9.15525
db(vout:MONTE_CARLO-20) -9.00000
db(vout:MONTE_CARLO-21) -8.88428
p(vout:MONTE_CARLO-1) -135.78
p(vout:MONTE_CARLO-2) -136.002
p(vout:MONTE_CARLO-3) -136.812
p(vout:MONTE_CARLO-4) -137.141
p(vout:MONTE_CARLO-5) -137.848
p(vout:MONTE_CARLO-6) -138.104
p(vout:MONTE_CARLO-7) -136.22
p(vout:MONTE_CARLO-8) -137.151
p(vout:MONTE_CARLO-9) -137.695
p(vout:MONTE_CARLO-10) -137.459
p(vout:MONTE_CARLO-11) -137.152
p(vout:MONTE_CARLO-12) -137.625
p(vout:MONTE_CARLO-13) -137.418
p(vout:MONTE_CARLO-14) -137.141
p(vout:MONTE_CARLO-15) -136.441
p(vout:MONTE_CARLO-16) -136.395
p(vout:MONTE_CARLO-17) -136.257
p(vout:MONTE_CARLO-18) -135.932
p(vout:MONTE_CARLO-19) -138.315
p(vout:MONTE_CARLO-20) -135.603
p(vout:MONTE_CARLO-21) -137.673

```



**Top Simulation**

Locking Time is below than 10usec

Output of LPF

Peak Power Dissipation is about 7mW @ 324MHz  
Average Power is about 2.5mW @ 324MHz

# Top Simulation

