


# EE290C – Spring 2011

## Lecture 2: High-Speed Link Overview and Environment



Elad Alon  
Dept. of EECS

### Most Basic “Link”



assuming we are  
only dealing with  $D_{TX}$  with a CLK???

- Keep in mind that your goal is to receive the same bits that were sent... with a threshold

What is Timing error or clock jitter  $\Rightarrow$  well IT's like amp to  
Phase conversion  $\Rightarrow$  I understand nothing  $\Rightarrow$  The error in  
a noise voltage signal is causing uncertainty in Time which becomes  
we could tell the time from voltage signal, they are basically  
the same thing, only different mechanism is causing error.

## Why Wouldn't You Get What You Sent?

(1) Noise:  $\rightarrow @ Rx$ , the received signal amplitude should be large in comparison to the voltage noise  
 Need to check bit value of right time.  
 A- in Voltage  
 B- in Timing

(2) Distortion EX ISI

(3) Interference (more prominent in Wireless systems)  
 A- From Other signals  $\Rightarrow$  coupling between links  
 B- Power supply  
 \* Noise is random (has statistical distributions associated with it), while Interference is more deterministic.  $\rightarrow$  but you end up modeling as statistically



# intersymbol interference  $\Rightarrow$  like having a LPF that smooths the signal  $\rightarrow$

EE290C Lecture 2 3

$\rightarrow$  Reflection Due To unmatched impedance are considered a Type of Distortion


## Eye Diagrams

space between low & high level



EE290C

Lecture 2



4



Took on arbitrary nb of b.t & put on top of each other & look at it one at a time.

The bigger the eye opening is, the better  $\Rightarrow$  clean

Transition in Term of Transition & Time

NOTE Created by protein

## BER



- **BER = Bit Error Rate**
  - Average # of wrong received bits / total transmitted bits
- Simplified example: (voltage only)

$$BER = \frac{1}{2} \operatorname{erfc} \left( \frac{V_{in,ampl} - V_{off}}{\sqrt{2}\sigma_{noise}} \right)$$

Assuming the noise follows a Gaussian Distribution

- $BER = 10^{-12}$ :  $(V_{in,ampl} - V_{off}) = 7\sigma_n$
- $BER = 10^{-20}$ :  $(V_{in,ampl} - V_{off}) = 9.25\sigma_n$

EE290C

Lecture 2

5

The erf function is related to the CDF:



$$CDF = P[\text{noise} \leq \text{a certain value}]$$

$$\varphi(x) = P[\text{noise} \leq x]$$

So  $\operatorname{erfc}$  is  $P[\text{noise} > \text{certain value}]$

Decide that why is this range important  $\Rightarrow$  how much we tolerate error  $\Rightarrow$  well the answer that how much we need to tolerate error  $\Rightarrow$  For a 10 Gb/s  $\rightarrow$  how many error bits  $\Rightarrow$  1 for every 1000

## What About That “Wire”



EE290C

Lecture 2


6

## “Wire” Models

- ICs: usually use lumped models for wires
  - Capacitance almost always matters
  - Sometimes resistance
  - Less often inductance
- Works because dimensions  $\ll \lambda$  "Wavelength (of interest)"
  - Let's look at some example  $\lambda$  and size numbers for links

$$c = \lambda f$$

## Links and Lengths

- 1
- Chip to chip on a PCB  $\rightarrow$  Some
    - “Short” and relatively well controlled
    - Packaging usually limits speed  $\Rightarrow \omega$  will be discussed
  - Distance: 3-6" in dies  $\neq$  D. discussed
  - Data-rate: 1-12Gb/s  $\neq$ 
    - Wavelength in free space = 2" - 24"  $\rightarrow \Sigma$  of FR4 is 4, 2  $\neq$
    - Wavelength on PCB (FR4) = 1" - 12"  $\rightarrow$  well we know that the speed gets
- can I have a  
lumped element  
well actually no  
 $\therefore \Rightarrow \lambda \downarrow$  by an  
order of magnitude & IT will be  
further discussed in the future
- 
- EE290C Lecture 2

For 12Gb/s

$$\text{Assuming frequency} = 6 \text{ GHz} = 6 \times 10^9 \text{ Hz}$$

$\square$  (assume NRZ)  
1 bit

$$\therefore \lambda = \frac{c}{f} = \frac{3 \times 10^8}{6 \times 10^9} = 0.05 \text{ m} \approx 2" \text{ (inches)}$$

0.3" x 2 inches

Notein

So can we treat things in wire as lumped when  $\lambda$  is small  
???

## Links and Lengths

2

- Cables connecting chips on two different PCBs  $\rightarrow$  Different PCB
- Cables are lossy, but relatively clean if coax
- Connector transitions usually the bad part  $\rightarrow$  Tough To Keep Good Signal Integrity.
- Distance: ~0.5m up to ~10's of m (Ethernet)
- Data-rate: 1-10Gb/s
  - Wavelength in free space = 0.6m - 6m
  - Wavelength on PCB (FR4) = 0.3m - 3m

↑  
multi-level  
signaling #

EE290C

Lecture 2

9

## Links and Lengths

3

- if Backbone Board is master then the other board is BackBoard
- High-speed board-to-board connectors links
    - Daughtercard/mezzanine-type
    - Backplane connectors
  - Distance: 8" up to ~40"
  - Data-rate: 5-20Gb/s
    - Wavelength in free space = ... - 5"  $\Rightarrow$  20cm small
    - Wavelength on PCB (FR4) =

So ... We need to go to transmission lines

EE290C

Lecture 2


10

## Transmission Lines Quick Review

Physical length

- Delay  $\leftarrow$  length,  $\sqrt{\epsilon_r}$  dielectric constant
- Characteristic Impedance  $\leftarrow \sqrt{L/C}$
- Reflections
- Loss

Depend  
on freq.




EE290C

Lecture 2

11

LC Model  $\leftarrow$  energy stored as magnetic field  $E = \frac{1}{2} L I^2$   
 $\rightarrow R$  & then transferred as electric field  $\Rightarrow E = \frac{1}{2} C V^2 \neq$

## Reflections




$$V_{transmitted} = V_{reflected} + V_{Rx}$$

- Sources of Reflections: Z - Discontinuities
  - PCB Z mismatch
  - Connector Z mismatch
  - Vias (through) Z mismatch
  - Device parasitics - effective Z mismatch

$$v_{transmitted} = v_{reflect} + v_{Rx}$$

Different  
cases of TL  
causes Reflection



EE290C

Lecture 2



12

1

## Skin Effect $\Rightarrow$ First Type of loss mechanism

- At high  $f$ , current crowds along the surface of the conductor  $\Rightarrow$
- Skin depth proportional to  $f^{-1/2}$
- Model as if skin is  $\delta$  thick
- Starts when skin depth equals conductor radius ( $f_s$ )

$$\delta = (\pi f \mu \sigma)^{-1/2}$$



$$J = \exp\left(-\frac{d}{\delta}\right)$$

Figure © 2001 Bill Dally

13

R (or the loss) increases as frequency increases


Current tends to move along the edge of the conductor as frequency increases.

[Skin Effect]

$\hookrightarrow$  less inductance instead of moving from the

middle with more inductance  
in the way current tends to move  
in lower imp  $\Rightarrow$  lower effective thickness  
 $\uparrow$  loss

## Skin Effect cont'd



EE290C

Lecture 2

14

2

## Dielectric Loss $\Rightarrow$ second type of loss in TL

- High frequency signals jiggle molecules in the insulator
  - Insulator absorbs energy
  - Effect is approximately linear with frequency
  - Modeled as conductance term in transmission line equations
  - Dielectric loss often specified in terms of loss tangent
    - Transfer function =  $e^{-\alpha_D \text{Length}}$

$$\begin{aligned}\tan \delta &= \frac{G}{\omega C} \\ \alpha_D &= \frac{GZ_0}{2} \\ &= \pi f \tan \delta \sqrt{LC} \\ &= \frac{\pi \sqrt{\epsilon_r} f \tan \delta}{c}\end{aligned}$$

material	$\tan \delta$
FR4	0.035
Polyimide	0.025
GETEK	0.010
Teflon	0.001

Table © 2001 Bill Daily


15

EE290C

Lecture 2

The molecule gets rotated by electric field of The signal & part of signal gets absorbed & dissipated as heat as frequency ↑ rotation ↑ absorption ↑ loss ↑

## Dielectric Loss cont'd




- FR4 cheapest – **most widely used**
- Rogers is most expensive – high-end systems
  - May not matter that much due to surface roughness

EE290C

Lecture 2

16

## Skin + Dielectric Losses



- Skin Loss  $\propto \sqrt{f}$
- Dielectric loss  $\propto f$  : bigger issue at high f


EE290C

Lecture 2

17

## Everything Together: S21

- S21: ratio of received vs. transmitted signals




EE290C

Lecture 2

18

## Real Backplane





EE290C

Lecture 2

19

## Practical PCB Differential Lines



- Differential signaling has nice properties

- Many sources of noise can be made common-mode
- Differential impedance raised as  $f(\text{mutuals})$  between wires  $\equiv$  have strong coupling between the 2 differential signals that wants to be coupled up with the rest of the world
- Strong mutual L, C can improve immunity

EE290C


Lecture 2

i will give an example and answer me if i am right i have a tx that will send a signal an let's assume there is some discontinuity in the channel so ofcourse there will reflected signal that will couple into another wire that have a signal moving towrds the rx while the refelcted will move towrds the tx and will add di=estructvly as noise to the victim signale

20:07 //

3

## Coupling → Crosstalk...




- “Near-end” xtalk: NEXT (reverse wave)
- “Far-end” xtalk: FEXT (forward wave)
- **NEXT in particular can be very destructive**
  - Full swing TX vs. attenuated RX signal
- Good news: can control through design
  - NEXT typically 3-6%, FEXT typically 1-3%

EE290C

Lecture 2

21


## NEXT: What Not To Do



*This Design is bad*  $\rightarrow$  There will be Discontinuity *High crosstalk*

## NEXT: Better Design


ground shield  
which will absorb most of crosstalk ≠



EE290C

23

## Connectors Particularly Tough



HSD 8 Propagation Delay Calculated from length		
H → H'	200ps	
G → G'	194ps	
E → E'	151ps	
D → D'	145ps	
B → B'	108ps	
A → A'	99ps	

	NEXT	FEXT
	55 ps (20-80%)	55 ps (20-80%)
	80ps (10-90%)	80ps (10-90%)
AB	4.4%	3.7%
DF	3.3%	2.6%
GH	3.3%	2.6%
JK	4.3%	3.5%

how much O: Signal aren't aligned

- Tight footprint constraints
- Hard to match pairs and even individual lines
  - May compensate skew on line card
- Also big source of impedance discontinuities

EE290C

Lecture 2

24

**Skew Within Link**  $\rightarrow$  unit interval  $\equiv b \cdot T_{\text{bit}}$

- Need very tight control to maintain constant % of bit time  $\rightarrow$  must be smaller than this
- 1% skew on 30" line  $\rightarrow$  50ps skew  $\Rightarrow$  Time offset
  - Half of a bit time at 10Gb/s
- Good news: connectors relatively “short” (~200ps)



EE290C      Lecture 2      25

## Reflections Revisited

**Connector-BP transitions**

EE290C      Lecture 2      26

## Reflections Due To Via **Stub** → *floated TL*




- “**Stub**”: extra piece of T-line hanging off main path
- **Usually leads to resonance (notch)**
  - Especially on thick backplanes, vias are a big culprit

## Minimizing Via Stubs

- Thinner PCB?


Layer 1	0.5 Oz
Layer 2	10 mil
Layer 3	10 mil
Layer 4	10 mil
Layer 5	0.5 Oz
Layer 6	10 mil
Layer 7	10 mil
Layer 8	0.5 Oz
Layer 9	10 mil
Layer 10	10 mil
Layer 11	0.5 Oz
Layer 12	10 mil

- Better vias?




- All expensive: 1.1-2x

## Summary



- Packaging, chip connection, etc. can all have an effect...
  - Entire conferences dedicated to “signal integrity” (SI)

## Implications



- Need to know range of channels you will face
  - Drives design of the link circuitry
  - Start diving in to that next lecture
- Don't be a pure “circuit weenie”
  - Simple fixes to channel may go a long way...