


EE290C – Spring 2011

Lecture 2: High-Speed Link Overview and Environment



Elad Alon
Dept. of EECS

Most Basic “Link”



- Keep in mind that your goal is to receive the same bits that were sent...

What is timing error or clock jitter \Rightarrow well IT'S like amp to phase conversion \Rightarrow I understand nothing \Rightarrow The error in a noise voltage signal is causing uncertainty in time which because we could tell the time from voltage signal, they are basically the same thing, only different mechanism is causing error.

Why Wouldn't You Get What You Sent?

(1) Noise

need to check bit value of right time.
 @ RX, the received signal amplitude should be large in comparison to the voltage noise
 A- in Voltage
 B- in Timing

(2) Distortion

EX ISI

(3) Interference (more prominent in Wireless systems)

A- From Other signals

B- Power supply

=> coupling between links less a problem than in wireless

* Noise is random (has statistical distributions associated with it),

While Interference is more deterministic.

but you end up modeling as statistically


intersymb of interference => like having a LPF that smooth the signal
 EE290C Lecture 2 3

more generalized

> Reflection Due to unmatched impedance are considered a type of Distortion

Eye Diagrams


space between low & High level



This is a "1"

This is a "0"

Time to correctly capture the bit.




Eye Opening - space between 1 and 0

Took an arbitrary nb of bits & put on top of each other & look at it one at a time.

With voltage noise

With timing noise jitter



EE290C


Lecture 2

4

The bigger the eye opening is, the better => clean

Transition in Term of Transition & Time

BER



- BER = Bit Error Rate
 - Average # of wrong received bits / total transmitted bits
- Simplified example: (voltage only)

$$BER = \frac{1}{2} \operatorname{erfc} \left(\frac{V_{in, ampl} - V_{off}}{\sqrt{2} \sigma_{noise}} \right)$$

Assuming the noise follows a Gaussian Distribution

- BER = 10^{-12} : $(V_{in, ampl} - V_{off}) = 7\sigma_n$
- BER = 10^{-20} : $(V_{in, ampl} - V_{off}) = 9.25\sigma_n$



EE290C

Lecture 2

5

Decide that \Rightarrow well the answer that how much we need to tolerate error \Rightarrow For a 10 Gb/s \Rightarrow how many error b:ts \Rightarrow 1 For every 100s

What About That "Wire"



[Kollipara, DesignCon03]

EE290C

Lecture 2

6


“Wire” Models

- ICs: usually use lumped models for wires
 - Capacitance almost always matters
 - Sometimes resistance
 - Less often inductance
- Works because dimensions $\ll \lambda$ "Wavelength (of interest)"
 - Let's look at some example λ and size numbers for links

$$c = \lambda f$$

Links and Lengths

- Chip to chip on a PCB
 - “Short” and relatively well controlled
 - Packaging usually limits speed \Rightarrow will be discussed
- Distance: 3-6" in this #
- Data-rate: 1-12Gb/s #
 - Wavelength in free space = 2" - 24" $\rightarrow \epsilon_0$ of FR4 is 4, 2 #
 - Wavelength on PCB (FR4) = 1" - 12" \rightarrow well we know that the speed gets of the dielectric



For 12Gb/s

Assuming frequency = 6 GHz
 $= 6 \times 10^9 \text{ Hz}$

(assume NRZ)
 1 bit

$$\therefore \lambda = \frac{c}{f} = \frac{3 \times 10^8}{6 \times 10^9} = 0.05 \text{ m} \approx 2" \text{ (inches)}$$

So can we treat things in wire as lumped when λ is small?
???

Links and Lengths

2

- Cables connecting chips on two different PCBs
 - Cables are lossy, but relatively clean if coax
 - Connector transitions usually the bad part
- Distance: ~0.5m up to ~10's of m (Ethernet)
- Data-rate: 1-10Gb/s
 - Wavelength in free space = 0.6m - 6m
 - Wavelength on PCB (FR4) = 0.3m - 3m

EE290C

Lecture 2

9

Links and Lengths

3

- High-speed board-to-board connectors
 - Daughtercard (mezzanine-type)
 - Backplane connectors
- Distance: 8" up to ~40"
- Data-rate: 5-20Gb/s
 - Wavelength in free space = ... - 5"
 - Wavelength on PCB (FR4) =

So ... We need to go to transmission lines


EE290C

Lecture 2

10

Transmission Lines Quick Review

- Delay \leftarrow length, $\sqrt{\epsilon_r}$ \rightarrow dielectric constant
- Characteristic Impedance $\leftarrow \sqrt{L/C}$
- Reflections
- Loss




EE290C

Lecture 2


11

Reflections



Sources of Reflections : Z - Discontinuities

- PCB Z mismatch
- Connector Z mismatch
- Vias (through) Z mismatch
- Device parasitics - effective Z mismatch



$$V_{\text{transmitted}} = V_{\text{reflected}} + V_{\text{rx}}$$

EE290C

Lecture 2


12

1

Skin Effect


- At high f , current crowds along the surface of the conductor
- Skin depth proportional to $f^{-1/2}$
- Model as if skin is δ thick
- Starts when skin depth equals conductor radius (f_s)

$$\delta = (\pi f \mu \sigma)^{-1/2}$$



$$J = \exp\left(-\frac{d}{\delta}\right)$$

Figure © 2001 Bill Dally



EE290C

Lecture 2


13

R (or the loss) increases as frequency increases

Current tends to move along the edge of the conductor as frequency increases.

[Skin Effect]

Skin Effect cont'd



EE290C

Lecture 2

14

Dielectric Loss

- High frequency signals jiggle molecules in the insulator
 - Insulator absorbs energy
- Effect is approximately linear with frequency
 - Modeled as conductance term in transmission line equations
- Dielectric loss often specified in terms of loss tangent
 - Transfer function = $e^{-\alpha_D \text{Length}}$

$$\tan \delta = \frac{G}{\omega C}$$

$$\alpha_D = \frac{GZ_0}{2}$$

$$= \pi f \tan \delta \sqrt{LC}$$


$$= \frac{\pi \sqrt{\epsilon_r} f \tan \delta}{c}$$

material	$\tan \delta$
FR4	0.035
Polyimide	0.025
GETEK	0.010
Teflon	0.001




Table © 2001 Bill Dally

Dielectric Loss cont'd



- FR4 cheapest – most widely used
- Rogers is most expensive – high-end systems
 - May not matter that much due to surface roughness

Skin + Dielectric Losses



- Skin Loss $\propto \sqrt{f}$
- Dielectric loss $\propto f$: bigger issue at high f


EE290C

Lecture 2

17

Everything Together: S21

- S21: ratio of received vs. transmitted signals




EE290C

Lecture 2

18

Real Backplane




EE290C

Lecture 2

19

Practical PCB Differential Lines




- Differential signaling has nice properties
 - Many sources of noise can be made common-mode
 - Differential impedance raised as $f(\text{mutuals})$ between wires
 - Strong mutual L, C can improve immunity

EE290C

Lecture 2



20

Coupling → Crosstalk...




- “Near-end” xtalk: NEXT (reverse wave)
- “Far-end” xtalk: FEXT (forward wave)
- NEXT in particular can be very destructive
 - Full swing TX vs. attenuated RX signal
- Good news: can control through design
 - NEXT typically 3-6%, FEXT typically 1-3%

NEXT: What Not To Do




NEXT: Better Design



EE290C

23

Connectors Particularly Tough



HSD 8 Propagation Delay Calculated from length		
H → H'		200ps
G → G'		194ps
E → E'		151ps
D → D'		145ps
B → B'		108ps
A → A'		99ps

	NEXT	FEXT
	55 ps (20-80%)	55 ps (20-80%)
	80ps (10-90%)	80ps (10-90%)
AB	4.4%	3.7%
DF	3.3%	2.6%
GH	3.3%	2.6%
JK	4.3%	3.5%


- Tight footprint constraints
- Hard to match pairs and even individual lines
 - May compensate skew on line card
- Also big source of impedance discontinuities

EE290C

Lecture 2

24

Skew Within Link




- Need very tight control to maintain constant % of bit time
- 1% skew on 30" line \rightarrow 50ps skew
 - Half of a bit time at 10Gb/s
- Good news: connectors relatively "short" (~200ps)

EE290C

Lecture 2

25

Reflections Revisited





EE290C

Lecture 2

26

Reflections Due To Via Stub



- “Stub”: extra piece of T-line hanging off main path
- Usually leads to resonance (notch)
 - Especially on thick backplanes, vias are a big culprit

EE290C


Lecture 2

27

Minimizing Via Stubs

- Thinner PCB?
- Better vias?

Layer 1	10 mil	0.5 Oz
Layer 2	10 mil	0.5 Oz
Layer 3	10 mil	0.5 Oz
Layer 4	10 mil	0.5 Oz
Layer 5	10 mil	0.5 Oz
Layer 6	10 mil	0.5 Oz
Layer 7	10 mil	0.5 Oz
Layer 8	10 mil	0.5 Oz
Layer 9	10 mil	0.5 Oz
Layer 10	10 mil	0.5 Oz
Layer 11	10 mil	0.5 Oz
Layer 12	10 mil	0.5 Oz





- All expensive: 1.1-2x

EE290C

Lecture 2

28

Summary





- **Packaging, chip connection, etc. can all have an effect...**
 - Entire conferences dedicated to “signal integrity” (SI)

EE290C

Lecture 2

29

Implications



- **Need to know range of channels you will face**
 - Drives design of the link circuitry
 - Start diving in to that next lecture
- **Don't be a pure “circuit weenie”**
 - Simple fixes to channel may go a long way...

EE290C

Lecture 2

30