


UNIVERSITY OF CALIFORNIA
College of Engineering
Department of Electrical Engineering and Computer Sciences

E. Alon

Homework #1
Due Thursday, February 3, 2011


EE 290C

1. This problem will examine the a common situation where (relatively small) inverters are used to drive and receive off-chip signals.
 - a. As shown below, the TX inverter's output resistance is assumed to be 450Ω , while the receiver is assumed to present an open circuit at its input.




Assuming that the input voltage V_i is a step from 0V to 1V, sketch a plot of V_{TX} and V_{RX} vs. time.

- b. Now let's look at what happens if we send a pulse (0V to 1V back to 0V) of width T_{bit} down the line. Sketch V_{TX} and V_{RX} for $T_{bit} = 80ns$ and for $T_{bit} = 10ns$.




- c. Assuming that the receiver's threshold is set at exactly 0.5V (and that the receiver is infinitely sensitive – i.e., it switches from 0 to 1 at exactly the threshold), approximately what is the maximum bit-rate (i.e., $1/T_{bit}$) that you could operate this link?
 - d. Assuming that the ϵ_r of the transmission line's dielectric is 4 and under the same conditions as part c., what is the maximum distance this link can operate over at 1Gb/s?
 - e. Interestingly, decreasing the output impedance of the inverter driver too much can have even more detrimental effects from the standpoint of the ability of the link to communicate correctly



Shown above is a new model of the link where it is assumed that the output impedance of the inverter is zero. Sketch a plot of V_{TX} and V_{RX} vs. time for a step input voltage V_i from 0V to 1V.

Summary For TL i




$$i^+ = \frac{v^+}{Z_0} = \frac{v_s}{Z_0 + R_s} \quad i_L = \frac{v_L}{R_L}$$

$$v_L = v^+(l, t) + v^-(l, t)$$




$$i_L = \frac{v^+(l, t)}{Z_0} - \frac{v^-(l, t)}{Z_0} = \frac{v_L}{R_L}$$


$$\text{solve} \Rightarrow v_L = \frac{2v^+}{[1 + \frac{Z_0}{R_L}]} = \frac{2v^-}{[1 + \frac{Z_0}{R_L}]}$$



$$v^+ = \frac{Z_0}{Z_0 + R_s} v_s = \frac{1}{5} v_s = 0.1 \text{ V}$$

$$v_L = 2v^+ = 0.2 \text{ V}$$






2) A cut 80m same as last


$$T_1, T = 80n$$

$$\Gamma_S = \frac{45 - 50}{500}$$


$V^+ \downarrow$



$$V^+ - [1 - \Gamma_S] V^+$$



2) $T_{bit} = 10ns$



V_{Rx}

1) c) when $V_L \Rightarrow 0,5V \Rightarrow \Gamma$ switches to 1V

↳ at $2n \Rightarrow V_L = 0,2$

at $4n \Rightarrow V_L = 0,2 + 2 \times V^+ \times \Gamma_S \times \Gamma_L$

$$= 0,36$$

at $10n \Rightarrow 0,36 + 2 \times V^+ \times \Gamma_S^2 \times \Gamma_L^2$

$$= 0,488$$


at $14n \Rightarrow 0,488 + 2 \times V^+ \times \Gamma_S^3 \times \Gamma_L^3$

$$= 0,590 \Rightarrow 14n = T_{bit}$$

$$d) \lambda = \frac{c}{f} = \frac{3 \times 10^8}{10^9} = \boxed{0,3 \text{ m}}$$

$$\epsilon_r = 4 \Rightarrow \lambda' = 0,15 \text{ m}$$

e) if TL was lossless / lossy



Tested on Cadence with $L = 65 \text{ nm}$


2. In this problem we look at the design of the basic link shown below. Throughout the problem, you can use the simple switch model (from EE141) for the transistors with the following parameters: $C_G = 2 \text{ fF}/\mu\text{m}$, $C_D = 1 \text{ fF}/\mu\text{m}$, $R_{sq,n} = 25 \text{ k}\Omega/\square$, $R_{sq,p} = 37.5 \text{ k}\Omega/\square$, $L = 40 \text{ nm}$, and $V_{DD} = 1 \text{ V}$.

①

$$R_{on} = R_{sq} \times \frac{L}{W}$$


25k
assume 1k

$$W_p = 1.5 \text{ } \mu\text{m} = 1.5 \text{ } \mu\text{m} = \frac{R_{sq,p}}{R_{on}}$$



- Show how you would modify the basic link schematic shown above in order to terminate the channel at the receiver end with 50Ω . You should also assume that the switching point of the receiver's inverter is $V_{DD}/2$ (i.e., 0.5 V) and ensure that your termination provides an appropriate bias point for the inverter.
- Assuming that we'd like the transmitter to be matched to the channel (i.e., how have a total output impedance of 50Ω), and that k_{active} represents the percentage of the transmitter's output impedance that is due to the transistors (and not due to the explicit resistor R_T), provide an expression for W_p and W_n as a function of k_{active} .
- Based on your expression in part b., assuming that this link operates at 5 Gb/s , what is the average total power consumed by the driver? You should ignore the parasitics of the receiver's inverter, but you should include the dynamic power consumed by driving the gate inputs of the transmitter.
- Next we will look at actually constructing the receiver's termination resistor. For simplicity we will assume that the transistor characteristics don't vary, but that any explicit (unsilicided poly) resistors we use vary $\pm 20\%$, and that we'd like to control the termination to be accurate to within 5% (i.e., the resistance should be equal to $50\Omega \pm 2.5\Omega$). Draw a design that achieves this goal; you don't need to worry about showing the loop that controls the resistance, but you should provide values for the components (e.g., transistor widths, resistor nominal values, etc.).

2) a)



pull down resist or but must take inverter R_{on} into account.

2) b) $R_{out} = R_{on} + R_T$ when input is high $\Rightarrow R_{on}$ is $R_{on,n}$
 $\hookrightarrow 50 \Omega \hookrightarrow R_{sin} = 50 \text{ k}\Omega$ // // // low $\Rightarrow R_{on}$ is $R_{on,p}$

at switching both are conducting so we can assume $R_{on} = \frac{R_{sin}}{2}$

but remember $W_p = W_n \times 1.5$

if we assume that $R_{single} = 50 \times k_{\text{active}} \times 2$

$$R_T + 50 \text{ k}\Omega = R_{out}$$

from
equ
Q2

$$R_T = 50 [1 - k] \quad \textcircled{1}$$

$$W_n = \frac{500}{k}$$

$$W_p = \frac{750}{k}$$

$$\textcircled{C} \text{ Poly} = f - C_{in} \cdot \sqrt{D^2} \cdot \text{CG} \cdot 1$$

$$= 5 \times 10^3 \times \frac{1}{K} \times 2 \times 1 = 12,5 \text{ m} \neq$$

$$\text{Dynamic} = 5 \times 10^3 \times \frac{1}{K} \times 2 \times 1 = \frac{12,5 \text{ m}}{K} \neq$$

