JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD HYDERABAD - 500 085, TELANGANA STATE, INDIA. CONSOLIDATED MARKS MEMO / CREDIT SHEET M.Tech. EMBEDDED SYSTEMS & VLSI DESIGN CMM. No. C 0683284 Name of the College : CMEC, DHULAPALLI Serial No.: 20224014975 Month & Year of Final Exam: February, 2016 RANGA REDDY GARU KISHAN KUMAR RE Class Awarded FIRST CLASS WITH DISTINCTION Hall Ticket No. 13Q96D7717 2013-2014 Year of Admission SUBJECT TITLE Maximum Marks in Theory 40 60 100 60 40 100 Maximum Marks in Lab ISEMESTER MICROCONTROLLERS FOR EMBEDDED SYSTEM DESIGN 32 43 75 P 2 VLSI TECHNOLOGY AND DESIGN 38 33 71 P P 3 CPLD AND FPGA ARCHITECTURES AND APPLICATIONS 35 28 63 4 CMOS ANALOG INTEGRATED CIRCUIT DESIGN P 37 29 66 5 DIGITAL SYSTEM DESIGN P 35 43 78 6 CMOS DIGITAL INTEGRATED CIRCUIT DESIGN 67 P 36 31 VLSI LABORATORY 57 P 39 96 SEMINAR 46 P 46 II SEMESTER EMBEDDED C 67 P 36 31 2 CMOS MIXED SIGNAL CIRCUIT DESIGN 34 39 73 EMBEDDED REAL TIME OPERATING SYSTEMS 34 24 58 P 4 **DESIGN FOR TESTABILITY** 25 P 35 60 SYSTEM ON CHIP ARCHITECTURE 37 30 P 67 6 LOW POWER VLSI DESIGN 35 32 67 P EMBEDDED SYSTEMS LABORATORY 35 52 P 87 SEMINAR 44 44 P III SEMESTER COMPREHENSIVE VIVA 95 95 P (Comprehensive VIVA External= 100) IV SEMESTER PROJECT WORK* C P (* A - Excellent, B - Good, C - Satisfactory, D - Un Satisfactory) Avasky & Sig Aggregate Marks Secured 1180 OUT OF 1600 (73.75%) Date of Issue: April 16, 2016 (see overleaf for Rules concerned to award of class) CONTROLLER OF EXAMINATIONS ("Courses registered but not count