





Exercises Build an adder / subtractor Scale adder/sub to 32 bits Build a 32-bit And'er Build a 32-bit Or'er Build a 32-bit slt circuit
















Program Structure Declare Registers, wires, parameters, and ports Instantiate building block Built-in and modules Connect the circuit Use assign or identical port names Initial and always blocks Use initial in test modules only

Values • Bit 0/1, x, z Logical 0/x/z are false. Non-zero is true Literal [size] ['radix] value Real At least 1 digit on both sides of . and can use E

Sys Tasks

- \$display, \$monitor
- \$time, \$stime
- \$finish, \$stop
- \$random

Control Structures

- If-else, case, and the ternary?
- For and while loops
- repeat (count) loop
- forever loop (must have a delay)

Operators (unary) + - ! Arith, Logical, Bitwise * / % Arithmetic (binary) + -Arithmetic Shifts Relational == != === !== Relational & ~& Bitwise, Reduction Bitwise, Reduction Bitwise, Reduction && Logical Logical ?: Ternary

Plus: part-select [:], concatenate { , }, replication {n{ }} EECS2021/Roumani 13