

Homework 8

Q1)

a) 7200 rpm

~~7200~~ 1 min = 7200 rotations

$$1 \text{ sec} = \frac{7200}{60} = 120 \text{ rotations}$$

~~100~~ 1 rotation data access = $32 \times 16 \text{ KB}$

$$\text{Peak transfer rate} = 120 \text{ (rps)} \times 32 \times 16 \text{ KB}$$

$$60 \times 2 \times 2^5 \times 2^4 \text{ KBps}$$

$$60 \times 2^{10} \text{ KBps} \quad (2^{10} \text{ KB} = 1 \text{ MB})$$

$$= 60 \text{ MBps} \rightarrow \text{Ans}$$

b) for reading 1 sector = Seek Time + Rotational latency + Transfer time

$$1 \text{ sector} = 16 \text{ KB}$$

$$\text{(Peak) Transfer rate} = 60 \text{ MBps}$$

$$\text{Time} = \frac{16 \text{ KB}}{60 \times 2^{10} \text{ KBps}} = \frac{2^4}{60 \times 2^5 \times 2^6} \text{ secs}$$

$$= 0.00026 \text{ secs}$$

$$= 0.26 \text{ ms}$$

$$\text{Total time} = \text{Seek time} + \text{Rotational latency} + \text{Transfer time} = 3 + \frac{1}{2} \times \frac{1}{120} \times 10^3 + 0.26 \text{ ms}$$
$$= 7.42 \text{ ms} \rightarrow \text{Ans}$$

c) 4 MB = $4 \times 2^{10} = 4096 \text{ KB}$

$$3 \text{ sectors} = 3 \times 16 \text{ KB} = 48 \text{ KB}$$

$$\text{No of sectors} = \frac{4096}{16} = 256 \text{ sectors}$$

Data transfer for 256 sectors = $256 \times 0.26 = 66.56 \text{ ms}$

No of contiguous sectors = 3

Contiguous Sector changes = $\frac{256}{3} = 85.33$ (or 86)

Time for contiguous sector changes = $86 \times (\text{Seek time} + \text{Rotational latency})$

$$= 86 \times \left(3 \text{ ms} + \frac{1}{2} \times \frac{1}{120} \times 10^3 \text{ ms} \right)$$

$$= 86 (3 + 4.16)$$

$$= 86 \times 7.16 = 616.33 \text{ ms}$$

Total = $616.33 + 66.56 = 682.89 \text{ ms}$
 \hookrightarrow Ans

82)

a) No of instructions = $8 - 1 = 7$

bits = $\log_2 7 \approx 3$ bits

Biggest instruction

LUI/LI

LUI rd, imm

\downarrow \downarrow \downarrow
 3 bit 3 bit 8 bit

$$3 + 3 + 8 = 14 \text{ bits}$$

Immediate = -128 to 127
 = 256 numbers

bits = $\log_2 256 = 8$ bits

Registers = 8

bits = $\log_2 8 = 3$ bits

Q2)

a) No of instructions = $60 + 30 + 3 + 26 = 119$

bits = $\log_2 119 \approx 7$ bits

But 2 register instructions take $5 + 5 = 10$ bits


(Since there are 32 registers so we need $\log_2 32 = 5$ bits to access each)

Since machine is 16 bits & 2 register instructions take 10 bits so OPCODE can have max 6 bits. But we need 7 bits for OPCODE for 119 instructions. Hence it is not possible without expanding OPCODES.


b) 60 instructions with 10 bits for register & 6 OPCODE bits

* 3 instructions with 10 bits for immediate & 6 OPCODE bits


* 1 reserved instruction for reserved value



Type A
Instructions




Type C
Instructions




* 30 instructions with 1 register (on the reserved value)

* 1 instruction reserved again (for no operand instructions)


* 1 reserved value unused



(Type B instructions)



* 26 instructions with no operand (on the reserved value of 63 on OPCODE & 30 on level 1 expanded OPCODE)



⊗

c) No operand instructions have 10 bits free & level 1 expanded OPCODE has 1 in free space (for value 31) & level 2 expanded OPCODE has 6 free ~~values~~ values (for values 26-31 on the level reserved value of 30)

∴ Total no of instructions possible

$$1 \times 2^5 + 6 \times 2^0$$

$$= 32 + 6 = \underline{38 \text{ instructions}}$$

↪ Ans

d) Since there is 1 instruction with 3 registers (15 bits) so only 1 bit left for OPCODE. 15 we use ~~0~~ 0 for that instruction & ~~1~~ value 1 for reserved value then we

have 5 bits free for 2 register instructions (total = 60)
& 10-bit immediate instructions (total = 3)

\therefore We will need to reduce Type A instructions
or Type C instructions as we have only 5 bits (32 values)

Reducing Type A instructions

Type A - 28 instructions ($32 - 3 - 1 = 28$ out of 60)

Type B - 30 instructions \rightarrow Ans

Type C - 3 instructions

Type D - 26 instructions

Q3) a) ~~Total~~ Immediates : -128 to 127 = 256 numbers

$$\log_2 256 = 8 \text{ bits}$$

Registers : 8

$$\log_2 8 = 3 \text{ bits}$$

Instructions : $8 - 1 = 7$

$$\log_2 7 \approx 3 \text{ bits}$$

$$\text{Total} = 8 + 3 + 3 = 14 \text{ bits} \rightarrow \text{Ans}$$

b) Since we need as few bits as possible so it's
a total of 14 bits

BEQ rs, rt, addr
 $\underbrace{\hspace{1cm}} \quad \underbrace{\hspace{1cm}} \quad \underbrace{\hspace{1cm}} \quad \underbrace{\hspace{1cm}}$
3 bit 3 bit 3 bit

$$\rightarrow 14 = (3 + 3 + 3)$$

$$= 5 \text{ bits (32 values)}$$

Since it can branch both backwards & forward
so it can jump from -16 to 15.

Hence, branch ahead = 15 addresses \rightarrow Answer

c) ~~But~~ LUI & LLI store in 2 halves of register & each can store 256 numbers

$$\text{Total bits} = \log_2 256 \times 256 = \log_2 256 + \log_2 256 \\ = 8 + 8 = 16 \text{ bits}$$

→ Ans

d) LW & SW use indirect addressing (meaning addresses ~~are~~ are stored in registers which are accessed ~~through~~ through these registers)

$$\text{Total no of addresses indexed} = \text{Size of register} \\ = 2^{16} \text{ addresses}$$

→ Ans

Q4)

a) 500 MHz
= 500×10^6 instructions ^{cycles} per second

Trap = 1000 cycles

$$500 \times 10^6 \text{ cycle} \rightarrow 1 \text{ sec}$$
$$1000 \text{ cycle} \rightarrow \frac{1000}{500 \times 10^6}$$

$$= \frac{1}{500 \times 10^3}$$

$$= \frac{2}{1000 \times 10^3} = 0.002 \text{ ms}$$

~~0.002 ms or $2 \mu\text{s}$~~

→ Ans

0.002 ms or $2 \mu\text{s}$

Time spent trapping for disk access

$$= \frac{0.002}{2 + 0.002} \times 100$$

$$= \frac{0.024\%}{\rightarrow \text{Ans}}$$

Time spent trapping for network access

$$\frac{0.002}{4 + 0.002} \times 100$$

$$= \frac{0.049\%}{\rightarrow \text{Ans}}$$

b) ~~Time reduction~~ = ~~2.4~~ 4ms - $\frac{40}{100} \times 4$
 Network access time
 $= 4 - 1.6$
 $= 2.4 \text{ ms}$

$$\text{Trap} = 0.002 \text{ ms}$$


$$\text{Total} = 2.4 + 0.002 = 2.402 \text{ ms}$$

Percentage reduction

$$= \frac{4.002 - 2.402}{4.002} \times 100$$

$$= \frac{1.6}{4.002} \times 100 = \frac{39.98\%}{\rightarrow \text{Ans}}$$

Q5)






Disk cache & Disk h/w register can be pipelined.

Initially 4 cycles ^{for 4 words} to go to H/w registers.

Next 4 cycles \Rightarrow 4 cycles to transfer 4 words on the bus

(By this time, 4 words can come into the H/w register from disk cache. This step is 'PIPELINED')

Total cycles to transfer 16 words (Diagrammatically)



Next 80 cycles will be for memory write. During this time, bus cannot be stalled and 4 words are stored in the H/w register of disk. Hence, the next 16 words takes exactly 16 cycles because there is no

need for initial 4 cycles

Total words = 128 (512 bytes)

$$\text{Total access times of memory} = \frac{128}{16} = 8$$

Of 8, 1st takes $20 + 20 = 100$ cycles

Next 7, $7 \times (16 + 20) = 7 \times 36 = 252$ cycles

$$\text{Total} = 100 + 252 = 352 \text{ cycles}$$

→ Ans

Q6) Write through cache

$\left\{ \begin{array}{l} \text{LD} \rightarrow \text{Disk cache to processor (4+1 cycles)} \\ \text{SW} \rightarrow \text{Processor to cache to memory (20+4 cycles)} \\ \text{ADDI} \rightarrow 1 \text{ cycle} \\ \text{BNEZ} \rightarrow 1 \text{ cycle} \end{array} \right.$

→ 1 loop transfers 1 word

128 words in 128 loops

$$\begin{aligned} \text{Total cycles} &= 128 \times (20 + 4 + 1 + 1) \\ &= 128 \times 26 \\ &= 3328 \text{ cycles} \end{aligned}$$

$$\text{Speedup} = \frac{3328}{218} = 15.27 \text{ times}$$

→ Ans

