# MIPS32 architecture brief summary

Prof Rajeev Barua E-A 001 -- Slide set 2



## What is Machine Code vs Assembly language?



- Machine code is a sequence of instructions, each composed of 1s and 0s, specifying the code that runs on the hardware.
  - The CPU only runs machine code and nothing else! All other languages must be converted to it.

When writing or reading machine code, humans don't find 1s and 0s readable.

- Hence Assembly language has been designed. It is a text-based human-readable form of machine code (or object code).
  - Converters are available to convert assembly code into object code and the opposite. (See figure from the last class).

## ISAs: The format of machine code



The format of machine code is specified by the Instruction Set Architecture (ISA).

### Example ISAs and their OSs:

- x86 (used in all Intel and AMD CPUs).
  - Example OSs: Windows, MacOS, Linux
- ARM (used in all mobile phones and tablets)
  - Example OSs: Android, iOS
- SPARC (used in Sun Microsystems/Oracle machines)
  - Example OSs: Solaris. Rarely used nowadays.
- IBM 360 (used in IBM mainframes)
  - Example OSs: IBM z/OS
- MIPS (used in video game consoles and embedded systems eg., networking devices)
  - Example OSs: SGI IRIX, Windows NT, Linux

## Overview of the MIPS ISA



The MIPS ISA has two versions: MIPS64, and MIPS32. We will use the MIPS32 ISA as the example architecture throughout this course.

- It is considered a modern and highly efficient RISC ISA. (RISC= Reduced Instruction Set Computing)
- In contrast x86 is a CISC ISA (CISC = Complex Instruction Set Computing)
- Idea of RISC: a lot of simple instructions.
- CISC is considered inferior to RISC.
  - x86 (CISC) is more popular than MIPS (RISC) only because of binary compatibility reasons. x86 (1978) is older than MIPS (early 1985s)

## Registers and memory locations



Machine code programs and their assembly counterparts do not contain the names of source code variables. Instead those variables are stored in hardware storage locations called registers and memory locations.

- Registers are collections of flip flops that are explicitly named.
  - For example, in the MIPS32 ISA, program-visible registers are \$0 to \$31, which names (or their alternate names) may appear in the assembly code.
  - ➤ Hardware registers are those that do not appear in assembly code, such as PC (program counter) or ALU-OUTPUT, but appear in the hardware.
- Memory locations are accessed by "memory addresses" in hardware banks of storage called main memory, implemented by SRAM or DRAM technology.
  - Memory addresses are binary numbers specifying a location in the memory to be read or written to.

## Features of MIPS32 ISA



MIPS32 is a 32-bit ISA. In this course, when we refer to MIPS, we mean MIPS32.

The bitness of an ISA: is the width of the registers in it.

Registers are explicitly named hardware storage locations

- MIPS has 32 registers (\$0, \$1, ... \$31). Each is 32 bits long.
  - Since the registers are 32 bits long ⇒ Bitness of MIPS32 is 32 bit.
  - Since memory addresses must be contained in registers, they must be 32 bits long at the most. ( $\Rightarrow$  Max size of memory =  $2^{32}$  bytes = 4 GB).
    - (GB = GigaByte. Giga =  $2^{30}$  for memory sizes or  $10^9$  for everything else)
- Coincidentally, MIPS32 instructions are also all 32 bits long. (RISC ISAs have fixed length instructions).
  - However, instruction length does not necessarily equal bitness!
- Only loads and stores access data memory (like all RISC ISAs)

## Prefixes of storage etc



Prefix name	Meaning in metric	Meaning in binary
Kilo	10 <sup>3</sup>	2 <sup>10</sup>
Mega	10 <sup>6</sup>	2 <sup>20</sup>
Giga	10 <sup>9</sup>	2 <sup>30</sup>
Tera	10 <sup>12</sup>	2 <sup>40</sup>
Peta	10 <sup>15</sup>	2 <sup>50</sup>

Most measures like hertz, grams, and meters use metric prefixes. However memory space, (like bytes) is always in binary because memory is addressed with binary numbers. So a 1KB memory is accessed by a 10 bit address, resulting in 2^10 addresses = 1KB.

## Example MIPS32 instructions



- ADD \$2, \$1, \$3
  - $\circ$  This does \$2 = \$1 + \$3 (\$1, \$2, \$3 are registers)
  - The first operand (eg., \$2 above) is the destination operand in most MIPS instructions
  - Remaining operand (eg., \$1 and \$3 above) are source operands.

#### • BNE \$1, \$2, target

- If \$1 ≠ \$2, then control transfers to PC + \_target, where PC is the Program Counter,
   which contains the address of the current instruction; else goes to next instruction.
- \_target is an 18-bit immediate (i.e., constant)
- A constant within an instruction (like target) is called an immediate.

#### • BAL target

- Jumps to address = PC + \_target, just like BNE does, but unconditionally.
- It also stores PC + 8 into return address register, namely \$31.
- \_target is a 28-bit immediate
- LW \$5, 4(\$6)
  - This does \$5 ← MEM(\$6 + 4). This means load \$5 with the contents of the memory at location with address \$6 + 4.

#### MIPS32® Instruction Set Quick Reference

 $\begin{array}{lll} R\text{d} & & - \text{ Destination register} \\ Rs,\,Rt & & - \text{ Source operand registers} \\ Ra & & - \text{ Return address register (R31)} \end{array}$ 

PC — PROGRAM COUNTER
ACC — 64-BIT ACCUMULATOR

Lo, H1 — Accumulator low (Acc $_{31.0}$ ) and high (Acc $_{63:32}$ ) parts

± — Signed operand or sign extension

Ø — Unsigned operand or zero extension

∷ — Concatenation of bit fields

R2 — MIPS32 Release 2 instruction

potted — Assembler pseudo-instruction

Please refer to "MIPS32 Architecture For Programmers Volume II: The MIPS32 Instruction Set" for complete instruction set information.

Arithmetic Operations				
ADD	RD, RS, RT	$R_D = R_S + R_T$ (overflow trap)		
ADDI	RD, Rs, CONST16	$R_D = R_S + const16^{\pm}$ (overflow trap)		
ADDIU	RD, Rs, CONST16	$R_D = R_S + const16^{\pm}$		
ADDU	RD, RS, RT	$R_D = R_S + R_T$		
CLO	RD, RS	Rd = CountLeadingOnes(Rs)		
CLZ	RD, RS	Rd = CountLeadingZeros(Rs)		
LA	RD, LABEL	RD = ADDRESS(LABEL)		
<u>LI</u>	RD, IMM32	$R_D = IMM32$		
LUI	RD, CONST16	RD = CONST16 << 16		
MOVE	RD, RS	$\mathbf{R}_{\mathrm{D}} = \mathbf{R}_{\mathrm{S}}$		
NEGU	RD, RS	$R_D = -R_S$		
SEB <sup>R2</sup>	RD, RS	$R_{\text{D}} = R_{\text{S70}}^{\pm}$		
SEH <sup>R2</sup>	RD, RS	$R_D = R_{S_{150}}^{\pm}$		
SUB	RD, RS, RT	Rd = Rs - Rt (overflow trap)		
SUBU	Rd, Rs, Rt	$R_D = R_S - R_T$		

SHIFT AND ROTATE OPERATIONS				
ROTR <sup>R2</sup>	Rd, Rs, bits5	$R_{\text{D}} = R_{\text{SBITS5-i-0}} :: R_{\text{S31:BITS5}}$		
ROTRV <sup>R</sup>	<sup>2</sup> Rd, Rs, Rt	$R_D = R_{SRT40-1:0} :: R_{S31:RT4:0}$		
SLL RD, Rs, SHIFT5		$R_D = R_S << shift 5$		
SLLV	Rd, Rs, Rt	$R_{\text{D}} = R_{\text{S}} << R_{\text{T40}}$		
SRA	RD, RS, SHIFT5	$R_{\text{D}} = R_{\text{S}}^{\pm} >> \text{SHIFT5}$		
SRAV	RD, RS, RT	$R_{\text{D}} = R_{\text{S}}^{\pm} >> R_{\text{T40}}$		
SRL	RD, RS, SHIFT5	$R_D = R_S^{\varnothing} >> s_{HIFT}5$		
SRLV	Rd, Rs, Rt	$R_D = R_S{}^\varnothing >> R_{T_{40}}$		

	LOGICAL AND BIT-FIELD OPERATIONS			
AND	Rd, Rs, Rt	$R_D = R_S \& R_T$		
ANDI	RD, Rs, CONST16	$R_D = R_S \& const16^{\varnothing}$		
EXT <sup>R2</sup>	Rd, Rs, P, S	$R_{\mathbb{S}} = R_{\mathbb{S}_{P4S-1:P}}^{\varnothing}$		
INS <sup>R2</sup>	Rd, Rs, P, S	$R_{D_{P+S\cdot1\cdotP}}=R_{S_{S\cdot1\cdot0}}$		
NOP		No-op		
NOR	RD, RS, RT	$R_D = \sim (R_S \mid R_T)$		
NOT	RD, RS	$R_D = \sim R_S$		
OR	RD, RS, RT	$R_D = R_S \mid R_T$		
ORI	RD, RS, CONST16	$R_D = R_S \mid const16^{\varnothing}$		
WSBH <sup>R2</sup>	Rd, Rs	$R_D = R_{S_{23:16}} :: R_{S_{31:24}} :: R_{S_{7:0}} :: R_{S_{15:8}}$		
XOR	RD, RS, RT	$R_D = R_S \oplus R_T$		
XORI	RD, Rs, CONST16	Rd = Rs ⊕ const16 <sup>©</sup>		

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rd, Rs, Rt	IF $RT \neq 0$ , $RD = RS$	
MOVZ	RD, RS, RT	$_{\text{IF}} R_{\text{T}} = 0, R_{\text{D}} = R_{\text{S}}$	
SLT	RD, RS, RT	$R_D = (R_S^{\pm} \le R_T^{\pm}) ? 1 : 0$	
SLTI	RD, RS, CONST16	$R_D = (R_S^{\pm} < const16^{\pm}) ? 1 : 0$	
SLTIU	RD, RS, CONST16	$R_D = (R_S^{\varnothing} \le const16^{\varnothing}) ? 1 : 0$	
SLTU	RD, RS, RT	$R_D = (R_S^{\varnothing} < R_T^{\varnothing}) ? 1 : 0$	

	MULTIPLY AND DIVIDE OPERATIONS			
DIV	Rs, Rt	$L_0 = R_S^{\pm} / R_T^{\pm}$ ; $H_l = R_S^{\pm} \mod R_T^{\pm}$		
DIVU	Rs, Rt	$L_0 = Rs^{\varnothing} / Rr^{\varnothing}$ ; $H_I = Rs^{\varnothing} \mod Rr^{\varnothing}$		
MADD	Rs, Rt	$A_{CC} += R_S^{\pm} \times R_T^{\pm}$		
MADDU	Rs, Rt	$Acc += Rs^{\emptyset} \times Rr^{\emptyset}$		
MSUB	Rs, Rt	$Acc = Rs^{\pm} \times Rr^{\pm}$		
MSUBU	Rs, Rt	$Acc = Rs^{\emptyset} \times Rt^{\emptyset}$		
MUL	RD, RS, RT	$R_D = R_S^{\pm} \times R_T^{\pm}$		
MULT	Rs, Rt	$Acc = Rs^{\pm} \times Rr^{\pm}$		
MULTU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rr^{\varnothing}$		

ACCUMULATOR ACCESS OPERATIONS			
MFHI	RD	$R_D = H_I$	
MFLO	RD	$R_D = L_O$	
MTHI	Rs	$H_I = R_S$	
MTLO	Rs	$L_0 = R_S$	

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)			
В	off18	PC += OFF18 <sup>±</sup>	
BAL	OFF18	RA = PC + 8, PC += OFF18 <sup>±</sup>	
BEQ	Rs, Rt, off18	IF $R_S = R_T$ , $PC += OFF18^{\pm}$	
BEQZ	Rs, off18	$_{ ext{IF}}$ Rs = 0, PC += $_{ ext{OFF}}$ 18 $^{\pm}$	
BGEZ	Rs, off18	IF $Rs \ge 0$ , $PC += OFF18^{\pm}$	
BGEZAL	Rs, off18	$R_A = PC + 8$ ; IF $R_S \ge 0$ , $PC += OFF18^{\pm}$	
BGTZ	Rs, off18	$_{\mathrm{IF}}$ Rs $>$ 0, PC += $_{\mathrm{OFF}}18^{\pm}$	
BLEZ	Rs, off18	IF Rs $\leq 0$ , PC $+=$ OFF18 $^{\pm}$	
BLTZ	Rs, off18	IF $Rs < 0$ , $PC += OFF18^{\pm}$	
BLTZAL	Rs, off18	RA = PC + 8; IF RS < 0, PC += OFF18*	
BNE	Rs, Rt, off18	IF Rs $\neq$ Rt, PC += off18 <sup>±</sup>	
BNEZ	Rs, off18	IF Rs $\neq$ 0, PC += off18 $^{\pm}$	
J	ADDR28	PC = PC <sub>31.28</sub> :: ADDR28 <sup>®</sup>	

JAL

JALR

ADDR28

RD, Rs

	LOAD A	IND STORE OPERATIONS	
LB	RD, OFF16(Rs)	$R_D = MEM8(R_S + OFF16^{\pm})^{\pm}$	
LBU	RD, OFF16(Rs)	$R_D = mem8(R_S + off16^{\pm})^{\varnothing}$	
LH	RD, OFF16(Rs)	$R_D = MEM16(R_S + OFF16^{\pm})^{\pm}$	
LHU	RD, OFF16(Rs)	$R_D = \text{mem} 16 (R_S + \text{off} 16^{\pm})^{\varnothing}$	
LW	RD, OFF16(Rs)	$R_D = \text{MEM}32(R_S + \text{OFF}16^{\pm})$	
LWL	RD, OFF16(Rs)	$R_D = L_{OAD}W_{ORD}L_{EFT}(R_S + off16^{\pm})$	
LWR	RD, OFF16(Rs)	$R_D = L_{OAD}W_{ORD}R_{IGHT}(R_S + off16^{\pm})$	
SB	Rs, off16(Rt)	$MEM8(RT + OFF16^{\pm}) = Rs_{7.0}$	
SH	Rs, off16(Rt)	$MEM16(RT + OFF16^{\pm}) = RS_{150}$	
SW	Rs, off16(Rt)	мем $32(R_T + off16^{\pm}) = R_S$	
SWL	Rs, off16(Rt)	StoreWordLeft(Rt + off16 <sup>±</sup> , Rs)	
SWR	Rs, off16(Rt)	STOREWORDRIGHT(RT + OFF16 <sup>±</sup> , Rs)	
ULW	RD, OFF16(Rs)	RD = UNALIGNED_MEM32(Rs + OFF16 <sup>±</sup> )	
USW	Rs, off16(Rt)	UNALIGNED_MEM32(Rt + off16*) = Rs	

RA = PC + 8; PC = PC31:28 :: ADDR28

 $R_D = PC + 8$ ;  $PC = R_S$ 

PC = Rs

Atomic Read-Modify-Write Operations			
LL Rd, off16(Rs) $R_D = mem32(Rs + off16^{\pm})$ ; link			
SC	Rd, off16(Rs)	IF Atomic, mem32(Rs + off16 $^{\pm}$ ) = Rd; Rd = Atomic ? 1 : 0	



		REGISTERS		
0	0 zero Always equal to zero			
1	at	Assembler temporary; used by the assembler		
2-3	v0-v1	Return value from a function call		
4-7	a0-a3	First four parameters for a function call		
8-15	t0-t7	Temporary variables; need not be preserved		
16-23	s0-s7	Function variables; must be preserved		
24-25	t8-t9	Two more temporary variables		
26-27	k0-k1	Kernel use registers; may change unexpectedly		
28	gp	Global pointer		
29	sp	Stack pointer		
30	fp/s8	Stack frame pointer or subroutine variable		
31	ra	Return address of the last subroutine call		

#### DEFAULT C CALLING CONVENTION (O32)

#### Stack Management

- The stack grows down.
- · Subtract from \$sp to allocate local storage space.
- · Restore \$sp by adding the same amount at function exit.
- The stack must be 8-byte aligned.
- · Modify \$sp only in multiples of eight.

#### **Function Parameters**

- Every parameter smaller than 32 bits is promoted to 32 bits.
- First four parameters are passed in registers \$a0-\$a3.
- · 64-bit parameters are passed in register pairs:
- Little-endian mode: \$a1:\$a0 or \$a3:\$a2.
- Big-endian mode: \$a0:\$a1 or \$a2:\$a3.
- Every subsequent parameter is passed through the stack.
   First 16 bytes on the stack are not used.
- Assuming \$sp was not modified at function entry:
- The 1<sup>st</sup> stack parameter is located at 16(\$sp).
- The 2<sup>nd</sup> stack parameter is located at 20(\$sp), etc.
- 64-bit parameters are 8-byte aligned.

#### eturn Values

- 32-bit and smaller values are returned in register \$v0.
- 64-bit values are returned in registers \$v0 and \$v1:
- Little-endian mode: \$v1:\$v0.
- Big-endian mode: \$v0:\$v1.

MIPS32 VIRTUAL ADDRESS SPACE					
kseg3	0xE000.0000	0xFFFF.FFFF	Mapped	Cached	
ksseg	0xC000.0000	0xDFFF.FFFF	Mapped	Cached	
kseg1	0xA000.0000	0xBFFF.FFFF	Unmapped	Uncached	
kseg0	0x8000.0000	0x9FFF.FFFF	Unmapped	Cached	
useg	0x0000.00000	0x7FFF.FFFF	Mapped	Cached	

#### READING THE CYCLE COUNT REGISTER FROM C

```
unsigned mips_cycle_counter_read()
{
   unsigned cc;
   asm volatile("mfc0 %0, $9" : "=r" (cc));
   return (cc << 1);
}</pre>
```

#### ASSEMBLY-LANGUAGE FUNCTION EXAMPLE

```
# int asm_max(int a, int b)
# int r = (a < b) ? b : a;
# return r;
    .text
    .set
            nomacro
    .set
            noreorder
    .global asm max
    .ent
            asm max
asm max:
    move
            $v0, $a0
                            \# r = a
            $t0, $a0, $a1 # a < b ?
    slt
    jr
            $ra
                            # return
    movn
           $v0. $a1. $t0  # if ves. r = b
    .end
            asm max
```

#### C / ASSEMBLY-LANGUAGE FUNCTION INTERFACE

```
#include <stdio.h>
int asm_max(int a, int b);
int main()
{
   int x = asm_max(10, 100);
   int y = asm_max(200, 20);
   printf("%d %d\n", x, y);
}
```

#### INVOKING MULT AND MADD INSTRUCTIONS FROM C

```
int dp(int a[], int b[], int n)
{
    int i;
    long long acc = (long long) a[0] * b[0];
    for (i = 1, i < n; i++)
        acc += (long long) a[i] * b[i];
    return (acc >> 31);
}
```

#### ATOMIC READ-MODIFY-WRITE EXAMPLE

```
atomic inc:

1\( 11 \) \( 50, 0 \) ($a0\) \( \# \) load linked addiu \( 51, \$t0, 1 \) \( \# \) increment \( 5c \) \( 51, 0 \) \( \$a0\) \( \# \) store cond'l \( beqz \) \( 51, \] atomic_inc \( \# \) loop if failed nop
```



#### ACCESSING UNALIGNED DATA

#### NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE

LITTLE-ENDIAN MODE		BIG-ENDIAN MODE	
LWR	Rd, off16(Rs)	LWL	RD, OFF16(Rs)
LWL	Rd, off16+3(Rs)	LWR	RD, OFF16+3(Rs)
SWR	RD, OFF16(Rs)	SWL	RD, OFF16(Rs)
SWL	RD, OFF16+3(Rs)	SWR	RD, OFF16+3(Rs)

#### ACCESSING UNALIGNED DATA FROM C

```
typedef struct
{
   int u;
} _attribute_((packed)) unaligned;

int unaligned_load(void *ptr)
{
   unaligned *uptr = (unaligned *)ptr;
   return uptr->u;
}
```

## MIPS SDE-GCC COMPILER DEFINES \_mips MIPS ISA (= 32 for MIPS32) \_mips\_isa\_rev MIPS ISA Revision (= 2 for MIPS32 R2) \_mips\_dsp DSP ASE extensions enabled \_MIPSEB Big-endian target CPU \_MIPSEL Little-endian target CPU \_MIPS\_ARCH\_CFU Target CPU specified by -march=CPU

#### Notes

Pipeline tuning selected by -mtune=CPU

 Many assembler pseudo-instructions and some rarely used machine instructions are omitted.

MIPS TUNE CPU

- The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.
   The examples illustrate syntax used by GCC compilers.
- Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.

## MIPS32 assembly: example1.s



```
# A demonstration of some simple MIPS instructions
      # used to test QtSPIM
          # Declare main as a global function
          .globl main
6
          # All program code is placed after the
          # .text assembler directive
8
          .text
10
      # The label 'main' represents the starting point
11
      main:
12
          li $t2, 25
                          # Load immediate value (25)
14
          lw $t3. value
                              # Load the word stored in value (see bottom)
15
          add $t4, $t2, $t3 # Add
16
          sub $t5, $t2, $t3  # Subtract
                          #Store the answer in Z (declared at the bottom)
17
          sw $t5, Z
18
          # Exit the program by means of a syscall.
19
          # There are many syscalls - pick the desired one
20
          # by placing its code in $v0. The code for exit is "10"
21
          li $v0, 10 # Sets $v0 to "10" to select exit syscall
22
23
          syscall # Exit
24
25
          # All memory structures are placed after the
          # .data assembler directive
26
          .data
28
          # The .word assembler directive reserves space
29
          # in memory for a single 4-byte word (or multiple 4-byte words)
30
          # and assigns that memory location an initial value
32
          # (or a comma separated list of initial values)
      value: .word 12
33
34
      Z: .word 0
35
```

Does some arithmetic, and stores the result in memory.

Does not print output on the screen.

## MIPS32 assembly: example2\_hello\_world.s



```
# "Hello World" in MIPS assembly
1
      # From: http://labs.cs.upt.ro/labs/so2/html/resources/nachos-doc/mipsf.html
          # All program code is placed after the
4
          # .text assembler directive
          .text
6
          # Declare main as a global function
          .qlobl main
9
10
11
      # The label 'main' represents the starting point
12
      main:
          # Run the print_string syscall which has code 4
13
          li $v0,4 # Code for syscall: print string
14
          la $a0, msg
                          # Pointer to string (load the address of msg)
15
          syscall
16
17
          li $v0,10
                          # Code for syscall: exit
          syscall
18
19
          # All memory structures are placed after the
20
          # .data assembler directive
21
22
          .data
23
          # The .asciiz assembler directive creates
24
25
          # an ASCII string in memory terminated by
          # the null character. Note that strings are
26
27
          # surrounded by double-quotes
              .asciiz "Hello World!\n"
28
      msq:
```

Prints the string "Hello World!" on the screen.