0)

2) 7200 rpm

2000 Imin = 7200 rotations

Isec = 720 = 120 rotations

1 rotation data = 32×16 0 KB

Peak transfer rate - 120 (rps) X 32X 16 KB.

60 x 2x 25 x 24 xBps 60 x 210 xBps (2"18: 1118) - 60 MBps -> Ana

b) & for reading 1 sector = 10 Seek Time & Rotational + Transfor

1 sector = 16 KB

(Peak) Transfer rate = 60 MBPS

Time =  $\frac{1628}{6020^{10}KBc}$  :  $\frac{24}{6020}$  secs

= 0.000 26 secs

= 0.26 mg

To tail time = Seek time + Robotional latercy + Transfer time = 3+1×1×103+0-261

6) 4MB = 4x210 = 4096 KB

38 sectors = 3 NI6KB = 48KB

No of sectors = 4096 = 456 sectors

```
Dota transfer for 256 sectors: 256 x 0.26 = 61.56 me
        No of Go contiguous sectors: 3
   Contiguous Sector charnges: 256 = 85-33 (or 86)
   Time for contiguous sector changes = 86x (Seek time to Rotational likes)
= 86 \times (3 \text{ ms.} + 1 \times 1 \times 10^{3} \text{ ms})
            = 86 (3 + 4.16)
= 26 x7.16 = 616.33 ms
   Total = 615.78 + 68.56 = 682320 ms
```

82) No y instructions = 8-7=7bits =  $log_2 ? \approx 3$  bits

Biggest instruction

LUI/ELI Regisfour = 8Soit 3 bit & bits


3 + 3 + 8 = 14 bits

11.50

. . .0'

025 - 27 2 2 - 42 2 12 m 2 2 20 20 20 20 20 20 20 20 20 20 20 20
2 N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
bits log 119 & 2 bits  But 2 register instructions take 5+6=10 bits  1700 since there are 32 register 30 we need log 2 32=5 bits
But & register instruction take 5+5=10 615
The since there are 32 registere 30 we need log_ 32 = 5 bits to access each
it le williant to access each)
Since machine 19 16 bite & negri for Instruction take 10 bite so 09CODE can have max 6 bite.
need need it is not possible without
instructions. Hence, it is not possible without expansions of CODES.
b) on the too with 10 bifi for requiter & or or code bits
\$ 3 instructions with \$10 bits for immediate 6 of cold bits
x) I for reser instructs for resemed value
Note that with the second with
I bit   Sbit   Sbit   Type A
OPCODES register register Instructions
Side of the same o
1 bit 10 bite Type C
OPCODES lan mediate instructions
6 bit
repared
x) 30 instructions with 1 register (on the reserved value)
83)

\*) I instruction reserved again (for not operand instructions)



	8 bite	5 bit	S.bits		
	12		Ex panded	OPCODES	
į.	OPODDE	1-6-1- 1	30	(reserved)	

\$ 26 instructions with no operand (on the reserved value of 63 on OPCODE & 30 on level 1 expanded OPODE)

& bits	S bits	5 bits
43 0PC00E	0-25 Level 2 Expanded OPCODES	(Level   expanded Of CODE)

e) No operant instructions have 10 bits free & level 1 expanded OPCODE has 1 in free space (for value 81) & level 2 expanded OPCODE has 6 to free the values (for values 26-31) on the lovel reserved value of 30)

.. Total no of instructions possible

1×25 + 6×2° = 32+6 > 38 instructions L> Ans

of Since there D is I instruction with 3 regulters (13 bits) so only 1 bit left for OfcoDE 15 we use D of for that instruction & Nature 1 for reserved value then we

have 5 bits free for 2 register instructions (total=60) 2 10-bit immediate instructions (total=3) or Type C instructions as one have only 5 bits (32 values) Reducing Type A instructions Type A - 28 instructions (20 32-3-1=28 out of 60)

Type B - 30 instructions


Type B - 3 instructions

Type B - 3 instructions Type D-26 instructions 23) a) Total Immediate: -128 to 127 = 266 numbers 109 2 256 = 8 bits Registers: 8 log28= 3 bits Instruction: 8-1=7
109272 3 bits Total = 8 +3+3 = 14 bits Since, we need as few bits as pusible so its a total of 14 bits BEQ 85, 8t, addr 3 bit 3 bit 5 14-(3 1313) = 5 bits (32 values) Since it can branch both backwarels & Souward so it can jump from -16 to 13. Hence, branch ahead = 15 addresses - Answer

By LUI & LUI store in 2 halves of 2 each can store 256 numbers Total bits = log\_ 256x256 = log\_256 + log\_ 256 =8 te = 16 bits cl) LW & SW use indirect addressing (meaning addressed whomas through values Here registers) of adeboses indexed = Size of register Total no = 216 addresses 94) = 500 × 10 6 instructions per second 500 MYZ Trap: 1000 geles 500 X10 cget -> 1 SEC

 $500 \times 10^{6} \text{ gd} \longrightarrow ) \text{ SeC}$   $1000 \text{ cycle} \longrightarrow (000)$   $= \frac{1}{500 \times 10^{3}}$   $= \frac{2}{1000 \times 10^{2}} = 0.002 \text{ ms}$  = 0.002 ms or 2 Ms = 0.002 ms or 2 Ms

Time spent tropping for disk access  $= 8 \frac{0.002}{8+0.002} \times 100$ = D.024/. Time spent trapping for network access 0.002 × 100 4+0.002 0.049/ L) Ans = 20 4ms - 40 x 4 Network access time = 4-1.6 = 2.4 mg Trap = 0.002 ms Total = 2.4+0.00 = 2.402 ms Percentage reduction  $= 4.002 - 2.402 \times 100$  $= \frac{1.6}{4.002} \times 100 = \frac{39.98}{1.002}$ - Ans Diek



Disk cache & Disk Who register can be Initially 4 cycles to go to to H/w registers. Next 4 cycles => 4 cycles to transfer 4 words

on the bus

on time, 4 words can

come into the H/w register from disk cache This step (PIPELINED transfer 16 words (Diagramatically) Total cycles to After Scycle

Next 80 cycles will be for memory write.

Draing this time, bus cannot be stalled and 4 words one storeel in the M/w register of disk. Hence, to next 16 words takes exactly 16 cycles because here is no

reed for intial 4 cycles

Total broads = 128 (S12 Egita)

Total creases times = 128 = 8

Memory

Of 8, 18th takes 20 + 80 = 100 cycles

Next 7, 7x (16 120) = 7x 96 = 672 cycles

Total = 672 + 100 = 272 cycles

Land

Disk cache to processor (4+1 cycle)

Sw -> Arocensor to cache to money (20 44 cycle)

ADDI -> 1 cycle

BNE Z -> 1 cycle

128 words in 128 loops

Total cycles = 128 x (23 84+5+1+1)

= 128 x 91

= 11,648 cycles

Speedup = 11848 - 15.08 times

15 2).