

Computer Organization

Unit - I

Part - A (Digital Logic Circuits)

1. Digital computers
2. Logic Gates ✓
3. Boolean Algebra
4. Map Simplification ✓
5. Combinational circuits ✓
6. Flip - Flops ✓
7. Sequential circuits

Part - B (Digital Components)

1. Integrated circuits (IC)
2. Decoders ✓ (3x8)
3. Multiplexers
4. Registers ✓ (4-bit serial)
5. Shift - Registers
6. Binary counters ✗ (4-bit binary)
7. Memory unit ✓


Part-A (Digital logic circuits)

1. Digital computers

- * Computer organization is concerned with the way hardware components operate.
- * The design of the computer is concerned with the design of the hardware.
- * Computer Architecture is associated with the structure and Behaviour of the computer.
- * A digital computer uses binary number system that is, it uses 0's and 1's.
- * The physical components of a computer system is considered to be computer hardware.
Examples : Keyboard, Mouse, VDU (visual display unit), CPU, RAM, HDD/SSD (solid state drive) Motherboard, SMPS (switch mode power supply).

Block diagram of a computer :

* The block diagram of a digital computer is divided into five parts.



Input unit :-

Input unit is used to take the commands & instructions from the users and sends these inputs to the CPU. Ex: keyboard, mouse.

Output unit :-

The output unit is used to display the result of outputs on the screen or monitor. Example of V.D.U, printer, etc.

Control unit :-

The control unit is responsible to handle the instructions of the remaining units.

Memory unit :-

Memory unit is responsible to store the information of data. Memory's are divided

into two types. These are Primary memory and Secondary memory.

ALU :-

ALU stands Arithmetic and Logic unit.

ALU is used to perform arithmetic and logical calculations.

2. Logic Gates

* The manipulation of binary information is done by using logic circuits in the form of gates.

* The different types of logic gates which are used in a digital computer are

1. AND Gate

2. OR Gate

3. NOT Gate

4. NAND Gate

5. NOR Gate

6. XOR Gate (Exclusive OR)

7. XNOR Gate (Exclusive NOR)


gate name

Symbol

function

truth table


AND



$$x = a \cdot b$$

a	b	x
0	0	0
0	1	0
1	0	0
1	1	1

OR



$$x = a + b$$

a	b	x
0	0	0
0	1	1
1	0	1
1	1	1

NOT



$$x = \bar{a}$$

a	x
0	1
1	0

NAND



$$x = (a \cdot b)^{\prime}$$

a	b	x
0	0	1
0	1	1
1	0	1
1	1	0

NOR



$$x = (a + b)^{\prime}$$

a	b	x
0	0	1
0	1	0
1	0	0
1	1	0

Gate name : symbol : function

Truth table

XOR




$$x = (a+b)$$

$$x = ab' + a'b$$

a	b	x
0	0	0
0	1	1
1	0	1
1	1	0

XNOR



$$x = (ab' + a'b)$$

a	b	x
0	0	1
0	1	0
1	0	0
1	1	1

3. Boolean Algebra

* Boolean Algebra is used to perform logical operations by using binary numbers & values (0's & 1's).

* Here 0 indicates false and 1 indicates true.

* The operations can be performed in boolean algebra are, AND operation.

OR operation

NOT operation

* To represent the relationship b/w the function and binary value, a truth table is used.

* A boolean function in boolean algebra can be represented as a logic diagram

Example:- $f = \bar{x} + y'z$

number of variables (x, y, z) $n = 3$

Combinations (C) $= 2^n$

$$= 2^3 = 8$$

Truth table

x	y	z	y'	$y'z$	$f = \bar{x} + y'z$
0	0	0	1	0	0
0	0	1	1	1	1
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	1	0	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	1	0	0	1


Output is 1

otherwise 0

The output of the function is 1 if any one of the inputs is 1 else it is 0.

Logic : Diagram

$$f = x + y'z$$



* The Boolean function (f) in Boolean algebra can be represented in two ways.

These are:

1. Truth table

2. Logic Diagram

* Basic identities of Boolean algebra:

- 1) $x+0 = x$
- 2) $x \cdot 0 = 0$
- 3) $x+1 = 1$
- 4) $x \cdot 1 = x$
- 5) $x+x = x$
- 6) $x \cdot x = x$
- 7) $x+x' = 1$
- 8) $x \cdot x' = 0$
- 9) $x+y = y+x$
- 10) $x \cdot y = y \cdot x$
- 11) $x+(y+z) = (x+y)+z$
- 12) $x(y \cdot z) = (x \cdot y)z$
- 13) $x(y+z) = (x \cdot y)+(x \cdot z)$
- 14) $x+(yz) = (x+y)(x+z)$
- 15) $(x+y)' = x' \cdot y'$
- 16) $(xy)' = x' + y'$

$$17) (x')^1 = x$$

4. Map Simplification

- * Map simplification is a process of simplifying the boolean expression by using K-Map (Karnaugh Map).
- * A K-map is used as a graphical representation for truth table.
- * A k-map uses minimum no. of terms (Min-terms) to express the algebraic functions.
- * A min-term is a combination of variables in a truth table.


Example :-

If a function has three variables (x, y, z) then we have 2^3 min-terms. i.e; 8 min-terms for three variables.


- * Map simplification can be of different types, they are:-

1. 2-Variable map, 2 var's, $2^2 = 4$ min terms
2. 3-Variable map, 3 var's, $2^3 = 8$ min terms
3. 4-Variable map, 4 var's, $2^4 = 16$ min terms


1. 2-var map :- var = 2, min terms = 4



2. 3-var map :- var = 3, min terms = 8



3. 4-var map :- var = 4, min terms = 16



Binary combination	
00	0
01	1
11	3
10	2
23	11

$$\begin{aligned}
 a &= 1, \bar{a} = 0 \\
 b &= 1, \bar{b} = 0 \\
 c &= 1, \bar{c} = 0 \\
 d &= 1, \bar{d} = 0
 \end{aligned}$$

$\bar{a}\bar{b}$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd
$\bar{a}b$	00	01	11	10
$a\bar{b}$	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10

* The map simplification for a boolean expression can be done in two ways, they are

1. SOP (Sum of products) simplification
2. POS (Product of sums) simplification

- For sum of products, consider 1's in k-map
- For POS, consider 0's in k-map
- We can group the minterms vertically or horizontally.
- Overlapping of minterms can also be done.
- A group must contain maximum no. of minterms during map simplification.

I. SOP (sum of products) Simplification (1's) :-

Eg1: simplify the boolean function for $f(a,b,c)$

$$f(a,b,c) = \sum(3, 4, 6, 7) \text{ using SOP.}$$

Since the function has 3 variables (a,b,c),

$$\text{minterms } 2^n = 2^3 = 8$$

		bc	$\bar{b}\bar{c}$	$\bar{b}c$	bc	$b\bar{c}$
		a	1	1	1	1
		\bar{a}	1			
1	0	$\bar{a}\bar{b}\bar{c}$	1	1	1	1
1	1	$\bar{a}b\bar{c}$	1	1	1	1
1	0	$a\bar{b}\bar{c}$	1	1	1	1
1	1	$ab\bar{c}$	1	1	1	1

$$f = ((\bar{a}\bar{b}\bar{c}) + (a\bar{b}\bar{c})) + ((ab\bar{c}) + (a\bar{b}\bar{c}))$$

$$f = bc(\bar{a} + a) + \bar{a}\bar{c}(\bar{b} + b) \quad (x+x=1)$$

$$f = bc(1) + \bar{a}\bar{c}(1) \quad (1+1=1)$$

$$f = bc + \bar{a}\bar{c}$$

Eg2: simplify the boolean function for

$$f(a,b,c) = \sum(0, 2, 4, 5, 6) \text{ using SOP}$$

since the function has 3 variables (a,b,c)

$$\text{minterms } 2^n = 2^3 = 8$$

	$\bar{b}c$	$\bar{b}c$	bc	$b\bar{c}$
\bar{a}	1			1
a	1	1		1

$$((\bar{a}\bar{b}\bar{c}) + (a\bar{b}\bar{c})) + ((a\bar{b}\bar{c}) + (ab\bar{c})) + ((\bar{a}b\bar{c}) + (ab\bar{c}))$$

$$\bar{b}\bar{c}(\bar{a}+a) + ab(\bar{c}+c) + b\bar{c}(\bar{a}+a)$$

$$\bar{b}\bar{c}(1) + ab(1) + b\bar{c}(1)$$

$$f = \bar{b}\bar{c} + ab + b\bar{c} = \bar{c}(\bar{b}+b) + ab = \bar{c} + ab$$

Eg 3: Simplify the boolean function for

$$f(a,b,c) = \sum(0,2,3,4,5,6) \text{ using sop.}$$

since, the function has 3 variables (a,b,c).

$$\text{minterms } 2^3 = 2^3 = 8.$$

	$\bar{b}c$	$\bar{b}c$	bc	$b\bar{c}$
\bar{a}	1		1	1
a	1	1		1

$$((\bar{a}\bar{b}\bar{c}) + (\bar{a}b\bar{c})) + ((a\bar{b}\bar{c}) + (a\bar{b}c)) + ((\bar{a}bc) + (\bar{a}b\bar{c})) \\ + ((\bar{a}b\bar{c}) + (ab\bar{c})) + ((ab\bar{c}) + (\bar{a}bc))$$

$$\bar{b}\bar{c}(\bar{a}+\bar{a}) + ab(\bar{c}+c) + \bar{a}b(\bar{c}+c) + b\bar{c}(a+\bar{a})$$

$$f = \bar{b}\bar{c} + ab + \bar{a}b + b\bar{c}$$

$$= \bar{c}(\bar{b}+b) + ab + \bar{a}b$$

$$= \bar{c} + ab + \bar{a}b$$

Eg:- 4 Simplify the boolean function for

$$f(a, b, c, d) = \Sigma(0, 1, 2, 5, 8, 9, 10)$$

using SOP.


since, the function has 4 variables (a, b, c, d)
minterms $2^n = 2^4 = 16$.

$$\boxed{\text{SOP} = 1's}$$

\bar{ab}	cd	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	cd
$\bar{a}\bar{b}$	1	1			
$\bar{a}b$		1			
$a\bar{b}$			1	1	
ab					1

$$\begin{aligned}
 &= (\bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}\bar{c}d + \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}\bar{c}d) + \\
 &\quad + (\bar{a}\bar{b}\bar{c}d + \bar{a}\bar{b}\bar{c}d) + (\bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}\bar{c}\bar{d}) \\
 &= (\bar{a}\bar{b}\bar{c}(\bar{d}+d) + \bar{a}\bar{b}\bar{c}(\bar{d}+d)) + \bar{a}\bar{c}\bar{d}(\bar{b}+b) \\
 &\quad + \bar{b}\bar{c}\bar{d}(\bar{a}+a) \\
 &= \bar{b}\bar{c}(\bar{a}+a) + \bar{a}\bar{c}\bar{d} + \bar{b}\bar{c}\bar{d} \\
 &= \bar{b}\bar{c} + \bar{a}\bar{c}\bar{d} + \bar{b}\bar{c}\bar{d}
 \end{aligned}$$

Eg 5: Simplify the boolean function for
 $f(a,b,c,d) = \sum(0,3,6,7,9,11,13,15)$ using K-map



$$f = \bar{a}\bar{b}cd + (\bar{a}bcd + \bar{a}bcd + abcd + ab\bar{c}d) + \\ (\bar{a}bcd + \bar{a}bcd) + (ab\bar{c}d + a\bar{b}\bar{c}d).$$

$$= \bar{a}\bar{b}\bar{c}d + \bar{a}bc(\bar{d}+d) + \bar{a}cd(b+b) + \\ \bar{a}cd(b+b) + acd(b+\bar{b})$$

$$= \bar{a}\bar{b}\bar{c}d + \bar{a}bc + \bar{a}cd + \bar{a}cd + acd$$

$$= \bar{a}\bar{b}\bar{c}d + \bar{a}bc + \bar{a}cd + cd(\bar{a}+a)$$

$$f = \bar{a}\bar{b}\bar{c}d + \bar{a}bc + \bar{a}cd + cd.$$

Product of sums (POS) :-

Eg: Simplify the boolean function $f(a,b,c)$

$$f(a,b,c) = \sum(0,2,3,4,5,6) \text{ using POS}$$

since the function has 3 variables (a,b,c)

min terms is $2^3 = 8$.

\bar{a}	$b\bar{c}$	$\bar{b}c$	bc	$b\bar{c}$
\bar{a}	1	0	0	1
a	0	1	1	0

simplify using SOP

$$(\bar{a}bc) + (abc)$$

for POS, convert ' \cdot ' into '+' and ' $+$ ' into ' \cdot ', along with inverse.

$$f = (a+b+c) \cdot (\bar{a}+\bar{b}+\bar{c})$$

Ex-2:-

$f = (a,b,c) = \Sigma(1,2,4,5)$. using POS ?

	bc	$\bar{b}c$	$b\bar{c}$	$\bar{b}\bar{c}$
a	0	0	0	0
\bar{a}	0	0	0	0
a	0	0	0	0

simplify using SOP

$$= \bar{a}\bar{b}\bar{c} + (\bar{a}\bar{b}\bar{c} + ab\bar{c}) + (ab\bar{c} + a\bar{b}\bar{c})$$

$$= \bar{a}\bar{b}\bar{c} + b(\bar{a}+a) + ab(c+\bar{c})$$

$$= \bar{a}\bar{b}\bar{c} + b\bar{c} + ab$$

for POS, convert ' \cdot ' into '+' and ' $+$ ' into ' \cdot ', along with inverse.

$$f = (a+b+c) \cdot (\bar{b}+\bar{c}) \cdot (\bar{a}\bar{b})$$

Q3 Simplify the boolean function for

$$f(a,b,c,d) = \Sigma(0,1,2,5,8,9,10)$$

using POS.

\bar{ab}	\bar{cd}	$\bar{c}\bar{d}$	$c\bar{d}$	cd	$\bar{c}\bar{d}$
$\bar{a}\bar{b}$	0	0	0	0	0
ab	0	0	0	0	0
$a\bar{b}$	0	0	0	0	0
$\bar{a}b$	0	0	0	0	0

Simplify using SOP form

$$\begin{aligned} &= (\bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}c\bar{d}) + (abc\bar{d} + ab\bar{c}\bar{d} + abcd + abc\bar{d}) \\ &\quad + (\bar{a}bcd + \bar{a}bcd + abc\bar{d}) \end{aligned}$$

$$\begin{aligned} &= \bar{a}\bar{b}\bar{d}(\bar{c}+c) + ab\bar{c}(\bar{d}+d) + abc(d+\bar{d}) \\ &\quad + \bar{a}cd(b+b) + acd(b+b) \end{aligned}$$

$$\text{Ans } f = \bar{a}\bar{b}\bar{d} + abc + \bar{a}cd + a\bar{c}d$$

$$\text{Ans } f = \bar{a}\bar{b}\bar{d} + ab(\bar{c}+c) + cd(\bar{a}+a)$$

$$\text{Ans } f = \bar{a}\bar{b}\bar{d} + ab + cd$$

For POS

$$= (\bar{a}+\bar{b}) \cdot (\bar{c}+\bar{d}) \cdot (a+b+d)$$

Don't care conditions

- * The min terms that may produce either 0 or 1 for the function are said to be don't care conditions where, these are represented by using "x".
- * The don't care conditions can be used to further simplify the Algebraic expressions.
- * To denote the don't care conditions for a function we use "d".

i.e., $d(A, B, C)$

representation of 3-var, map for don't care condition

simplify the boolean equation for the function

$$F(A, B, C) = \sum(0, 2, 6) \text{ and } d(A, B, C) = \sum(1, 3, 5)$$

$$F(A, B, C) = \sum(0, 2, 6) + d(A, B, C) = \sum(1, 3, 5)$$

	$\bar{B}C$	$\bar{B}\bar{C}$	$B\bar{C}$	BC
\bar{A}	1	x	x	1
A	x			1

$$\text{SOP } F = (\bar{A}\bar{C}) + (\bar{B}\bar{C}) \quad [\text{without using } d]$$

$$\therefore F = \bar{A} + \bar{B}\bar{C} \quad [\text{By considering}]$$

From the above example the expression is further simplified which is an SOP by considering the minterms (1, 3) of the Don't care conditions.

$$\therefore \sum(\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C}) + (\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{C})$$

$$= \bar{a}b(\bar{c}+c) + ab(c+\bar{c}) + b\bar{c}(\bar{a}+a)$$

$$= \bar{a}\bar{b} + \bar{a}b + b\bar{c}$$

$$= \bar{a}(b+\bar{b}) + b\bar{c}$$


$$= \bar{a}b\bar{c}$$

5. Combinational circuit

* A combinational circuit is a collection of logic gates which are connected to each other & produces m outputs by taking n inputs.

* A combinational circuit is mostly used in digital computers.

* A combinational circuit can also be specified with a boolean function.



* The combinational circuit is used to perform "arithmetic operations".

* To perform arithmetic operations in a combinational circuit, we use

1. Half Adder

2. Full adder

* The half adder is used to perform arithmetic operation on two inputs.


* A full adder is used to perform arithmetic operations on more than two inputs.

Half Adder :-

Truth table $2^2 = 4$ combinations.

x	y	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Logic diagram :-



full adder :-


Truth table $2^3 = 8$ combinations

x	y	z	sum	cARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	1

Logic diagram :-

$$I/P = x \oplus y \oplus z \quad S$$

$$O/P = \overline{x} \cdot \overline{y} \cdot z \quad C$$



6. Flip-Flops

- * A flip-flop is a clocked (C) sequential circuit which is used to store an element (part) (bit) in the form of a binary cell.
- * A flip-flop has two outputs, where one output is the value and the other output the complement of the value.
- * A flip-flop maintains a binary state until a clock pulse is switched.
- * There are four types of flip-flops, they are
 1. SR Flip-flop
 2. D Flip-flop
 3. JK flip-flop
 4. T flip-flop.

1. SR Flip-flop :- (S: set, R: Reset)

* When C=1, (clocked is said to 1)


→ If S=0, R=0, there is no change in this state

→ If S=0, R=1, the flip-flop goes to clear state (i.e., 0)

→ If S=1, R=0, the flip-flop goes to set state

→ If S=R=1 the flip-flop goes to intermediate state. (any state)

S	R	state $Q(t+1)$
0	0	$Q(t)$
0	1	0 (clear)
1	0	1 (set)
1	1	Intermediate



2. D flip-flop :- (Data flip-flop)

When $C=0$,

- if $D=0$ the flip-flop goes to clear state (i.e., 0)
- if $D=1$ the flip-flop goes to set state (i.e., 1)

D	state($Q(t+1)$)
0	0
1	1



3. JK flip-flop :- (Jack, Kilby)

when $C=1$

- if $J=0, K=0$ then there is no change in state
- if $J=0, K=1$ the flip-flop goes to clear state (0)
- if $J=1, K=0$ the flip-flop goes to set state (1)
- if $J=K=1$, the flip-flop goes to complement state (inverse)

J	K	State $Q(t+1)$
0	0	$Q(t)$
0	1	0 (clear)
1	0	1
1	1	$Q'(t)$



4. T-flip-flop :- (Toggle)

when $C=1$

→ if $T=0$, then there is no change in state


→ if $T=1$, the flip-flop goes to complement state.

T	state $Q(t+1)$
0	$Q(t)$
1	$Q'(t)$




7. Sequential Circuit

* A sequential circuit is a combination of combinational circuits and clocked flip-flops.



Sequential circuit Diagram:-

The sequential circuit diagram given below consists of 5 AND gates, 2 OR gates and two D flip-flops.



A state table listing all possible states of a state table :-

* A state table is used to display the behaviour of sequential circuit which is based on inputs, outputs and the states of flip-flops.

* A sequential circuit is specified by using a state table which relates the outputs and the next state values.

* The state table consists of 4 parts, they are


1. Present state
2. Input
3. Next state
4. Output

Present state	Input		next state.	Output	
a	b	x	a	b	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

State diagram :-

A state diagram is a graphical representation of state table.

In a state diagram, each state is represented by a circle (O) and the transition by a directed graph.



Digital Components

Integrated Circuits :-

- Integrated circuits (IC) are used to construct digital circuit.
- An IC contains several electronic components to process digital gates.
- An IC can also be called 'chip' which is made of small silicon semiconductor crystal.
- Various logic gates are interconnected to each other in side the chip.
- IC can be used in

SSI -

MSI

LSI

VLSI

- SSI stands for small scale Integration, where the devices contain several independent gates in a single unit (< 10)
- MSI stands for medium scale Integration, where the devices contain several independent gates in a single unit ($10-200$)
- LSI stands for large scale Integration, where the devices contain several independent gates in a single unit ($200-1000$ gates)

→ VLSI stands for Very Large Scale Integration, where the devices contain several independent gates in a single unit (≥ 1000).

→ The various integrated circuits use TTL

1. TTL (Transistor - Transistor - logic)

2. ECL (Emitter - coupled - logic)

3. MOS (Metal - Oxide - Semiconductor)

4. CMOS (Complementary - metal - Oxide - Semiconductor)

2. Decoders

→ A decoder is a combinational circuit which converts the binary information from n inputs to 2^n outputs.

→ The decoders are termed as n -to- m line decoders.

(a) $n \times m$ decoders

Example :- ~~similar to 2-to-4 decoder~~

1. 2-to-4 line decoders

or

(a) 2-to-4


2x4 decoders

2. 3-to-8 line decoders

or
3x8 decoders

(a) 3-to-8


3-to-8 line decoder (3x8 decoder) :-



Enable	Inputs			Outputs								
	E	A ₂	A ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	X	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	1	0	0	0	0	0
1	1	1	0	0	0	1	0	0	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0	0	0

2-to-4 line decoder :- (with NAND gates)

Logic diagram :-



Truth table :-

E	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	0	0	1	0
1	X	X	0	1	0	0

Encoders :-

- * An encoder is a digital circuit which performs the inverse operation of the decoder.
- * The encoder takes 2^n inputs and produces n output lines.
- * The output lines generate the binary code corresponding to the input value.

N.B

Inputs $2^7=8$								Outputs $n=3$			
D7	D6	D5	D4	D3	D2	D1	D0	A2	A1	A0	
0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0	1
0	0	0	0	1	0	0	0	0	1	1	1
0	0	0	1	0	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0	1	0	1	0
0	1	0	0	0	0	0	0	1	1	1	
1	0	0	0	0	0	0	0	1	1	1	1

3. Multiplexer


- * A multiplexer is a combinational circuit which takes 2^n inputs and it produces 1 output.
- * The selection of input data line to produce the output is determined by the set of selection inputs.
- * A multiplexer is denoted as 2^n to 1 multiplexer.

Function table :- (for $n=2$)

- * A function table for 4 to 1 line multiplexer consists of n selection inputs and 1 output.
- * For $n=2$, then the selection inputs will be two (S_0, S_1), where as the outputs are represented 'y' (I_0, I_1, I_2, I_3)

selection I/P		O/P
S_0	S_1	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Logic diagram :-



From the above 4-to-1 line multiplexer, each of the four data inputs [I_0, I_1, I_2, I_3] is applied to one input of an AND gate.

The two selection inputs [s_0, s_1] are decoded to select a particular AND gate.

The outputs of the AND gates are applied to a single OR gate which produces a single output.
Ex:- when $s_1=1$ and $s_0=0$, the AND gate is associated with I_2 data input.


4. Registers

- * A Register is a group of flip-flops, where each flip-flop stores 1 bit of information (0 or 1).
- * A n-bit-register contains n flip-flops which stores n bits of binary information.
- * A Register may contain combinational circuits which can perform certain data processing task.

* The flip-flops in the register contains binary information and gates are used to control the new information when transferred to a register.

Ques. What is a register? Explain its function with the help of following diagram.

4-bit-Register: (Serial)



- * From the above 4-bit register, we use 4 flip flops without external gates for bidirectional shifting.
- * A common clock and clearing are used for the four D-flip-flops.
- * The data input for the four D-flip-flops are denoted by I_0, I_1, I_2, I_3 whereas the outputs are denoted by A_0, A_1, A_2, A_3 .
- * When the clock is enabled (1), we can input the D-flipflops, else the clock is set to 0.

* If the clear input is set to 1, else set to 0.


Parallel or Registers with parallel Load:-

- * The Registers with parallel load uses a clock that supplies continuous data pulses
- * The Register with parallel loads uses flip-flops and also logic gates.
- * The transfer of new information into a new register is called "Loading" study the register where all the bits are loaded simultaneously
- * The clock inputs for all the flipflops is same
- * The load input in the register is directed by using gates and the outputs from this logic gates will be given as set inputs to the flip-flops.
- * When the load input is 1, the data in the 4 inputs (I_0, I_1, I_2, I_3) are transferred into the register when the clock pulse is enabled

Q. Explain Parallel Load.

Ans: In parallel load, we have to load all the bits at once. A parallel load register has four data inputs and one enable input.

Parallel load register receives data in parallel form i.e. four bits of information at a time.



5. Shift Registers


- * A Register which is capable of shifting the binary information in both directions is called Shift Registers
- * The shift Registers contains several flip flops which are connected to each other

- * the output of one flip-flop will be the input to other flip-flop
- * the flip-flops will have a common clock pulse which initiates the shift operation.
- * The shift registers can be used with serial load or parallel load
- * A Register which is capable of shifting in one direction only is called Uni-directional registers
- * A Register which is capable of shifting in both directions is called Bi-directional registers

Uni directional shift Registers

* Consider the uni-directional shift Register with serial load having four data flip-flops (D)

* the data input is only one and the output is also one




Bidirectional Shift Registers :- [Parallel]

- * A Bidirectional shift Register with Parallel Load constructed with '4-D flip-flops' and with 4 multiplexers.
- * It has two selection inputs, denoted by S_1 , which controls the mode of operation [Left Shift, Right Shift] of the Registers.
- * The data inputs are denoted by I_0, I_1, I_2, I_3 , which are connected to multiplexers individual.
- * The serial inputs are connected to first multiplexer and last multiplexer.
- * The clock pulse for all the flip-flops is same.
- * The outputs obtained by the 4 bit bidirectional shift Registers with parallel load, are 4 which are denoted by A_0, A_1, A_2, A_3 .


Function table :-

S_1	S_0	Operation
0	0	No change
0	1	Right shift (down)
1	0	Left shift (up)
1	1	Parallel Load



6. Binary Counters

- A Register which performs a predefined sequence (synchronous) states which are based on input A_i (clock) is called a 'Counter'.
 - A Counter that follows the binary sequence is called "Binary Counters".
 - the input clock pulses can occur at uniform intervals of time or random intervals of time.
 - the counters are used in digital equipments for counting the no. of occurrences of event.
 - An 'n'-bit binary counter is a register which contains flip-flops and logic gates, which follows sequence of states.
- 4-bit Synchronous Binary Counter :-
- The 4-bit Synchronous Binary Counter consists of 4 'JK' flip-flops and 4 'AND' gates.
 - The JK flip-flop gets complemented when both the inputs are '1' and does not change when both the inputs are '0'.
 - When the clock is enabled, the binary counter is enabled.
 - The 4 JK flip-flops produce 4 outputs (A_0, A_1, A_2, A_3) along with a carry.



clock enable if input enables or disable carry

for next count and not for

present this enable pulse

present enable pulse and not for present count
and for next count enable pulse
and for present count enable pulse with a delay
so present enable will affect next count

7. Memory unit

A memory unit is a collection of storage cells which are used to transfer the information in and out of the storage.

→ The memory stores the binary information in a group of bits, which are called words.

$$0/1 = 1 \text{ bit}$$

$$8 \text{ bits} = 1 \text{ Byte}$$

$$16 \text{ bits} = 1 \text{ word}$$

$$1024 \text{ bytes} = 1 \text{ KB} [2^{10} \text{ Bytes}]$$

$$1024 \text{ KB} = 1 \text{ MB} [2^{20} \text{ Bytes}]$$

$$1024 \text{ MB} = 1 \text{ GB} [2^{30} \text{ Bytes}]$$

$$1024 \text{ GB} = 1 \text{ TB} [2^{40} \text{ Bytes}]$$

→ A memory word is used to represent a number (or) an instruction code, or Alpha-numeric characters or any other binary coded information.

→ To select one particular word special input lines are used which are called Address line.

→ Memories are majorly classified into 2 types

i. RAM [Random Access memory]

ii. ROM [Read only memory].

i. RAM :-


* It stands for Random Access Memory

* In RAM, the memory cells can be accessed for information transfer from any degree random

* The communication b/w the memory cell and

environmental is achieved through data input and data output lines.

* The block diagram of RAM is given below.



* The n data input lines provides the information to be stored in the memory

* The n data output lines supplies the out of the

* k address line provides a binary No. of k bits which specifies a particular word chosen among the 2^k available inside the memory.

* The true control unit specify the direction of the transfer

* The main operations of RAM are Read & write operations

To transfer (write) a new word into memory

- Apply the binary address of desired word into address line
- Apply the data bits that must be stored in memory into data input lines
- Activate (Enable) a the write input.

To transfer (read) a stored word out of memory

a) Apply the binary address of desired word to address line.

b) Activate (enable) the read input


ii) ROM :-

→ It stands for Read only memory

→ ROM performs - read operation only it can't perform write operation.

→ The Binary information stored in ROM is permanent and can't be modified.

→ ROM is non-volatile (Data stored in it permanent)



→ An mxn ROM is an array of binary cells organized into m words of n bits each

→ ROM has k address lines to select one of 2^k in words of memory and n o/p lines, one for each bit of the word

→ In ROM, the output lines automatically provides the n-bits of the word selected by the address value.

→ ROM is used in design for control units for digital computers.

→ A central unit that utilizes ROM to store binary control information is called a Microprogrammed

control unit.

Different types of ROM are

i) PROM :-

programmable read-only memory

it allows users to program to achieve desired relationship b/w input, address and stored words.

ii) EEPROM :-

Erasable programmable read only memory

the fixed pattern in the program can be altered using ultra violet light.

iii) EEPROM :-

Electrically Erasable programmable read only memory

the fixed pattern in the program can be altered using electrical signals.

NOTE :- ROM , PROM , (can't modify data).

EEPROM , EEPROM (can modify data).

Unit-2

Part-A (Data Representation)

1. Data types ✓ 1st
2. Complements ✓ (All)
3. Fixed-point Representation ✓ Indexam 1%
4. Floating-point Representation ✓ Indexam 1%

Part-B (Register Transfer and Micro Operations)

1. Register Transfer Language
2. Register Transfer ✓
3. Bus and Memory Transfer ✓ [Bus Transfer]
4. Arithmetic Micro Operations ✓
5. Assembly Language Instructions
6. 8085 Architecture ✓ (components)
7. 8085 Instruction Set

Part A [Data Representation]

1: Data types

- * The data types are used in "Registers" of digital computers.
- * The data types can be numbers , Alphabets and special characters
- * The data types are represented in bit BCD (Binary coded Decimal) form.
- * To perform arithmetic operations we use various numbers system in binary form.

Number system :-

The various number systems are

Type	Number's	Radix	Eg
Binary	0,1	2	1011(2)
Decimal	0,1,2,...9	10	25(10)
Octal	0,1,2,...7	8	65(8)
Hexadecimal	0,1,2,...9, a,b,c,d,e,f.	16	C5(16)

- * The radix $(r) = 2$, represents binary number system which has two value (0,1)

- * Radix ($r=10$), represents decimal number system which has 10 values $[0, 1, 2, \dots, 9]$
- * Radix ($r=8$), represents octal number system which has 8 values $[0, 1, 2, \dots, 7]$
- * Radix ($r=16$), represents hexa decimal number system which has the values $(0 \dots 9, a, b, c \dots f)$

Conversion :-

- * Conversion of one number into another Number System is done, based on the value and Radix (r)
- * While converting, the process should be done individually on integer part and then fractional part.
- * The decimal, octal, or hexa decimal values can be converted into binary coded values.

Eg:- $45_{(10)}$ is equivalent to 101101_2

$478_{(10)}$ is equivalent to 736_8

$243_{(10)}$ is $F3_{(16)}$

$41.6875_{(10)}$ is equivalent to 101001.1011_2

12_8 is equivalent to 1010_2

62_8 11110_2

$32_{(16)}$ 00110010_2

$F8_{(16)}$ 11111000_2

$$1, \quad 45_{(10)} \Rightarrow 101101_{(2)}$$

$$\begin{array}{r} 8 \mid 45 \\ 2 \mid 22 - 1 \\ 2 \mid 11 - 0 \\ 2 \mid 5 - 1 \\ 2 \mid 2 - 1 \\ \hline 1 - 0 \end{array}$$

$$\begin{array}{r} 1 \cdot 0 \quad 1 \cdot 1 \cdot 0 \cdot 1 \\ 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \\ \hline 32 + 0 + 8 + 4 + 0 + 1 = 45 \end{array}$$

$$2, \quad 478_{(10)} \Rightarrow 736_{(8)}$$

$$\begin{array}{r} 8 \mid 478 \\ 8 \mid 59 - 6 \\ 8 \mid 7 - 3 \\ \hline 7 \quad 3 \quad 6 \\ 8^2 \quad 8^1 \quad 8^0 \\ \hline 448 + 24 + 6 = 478 \end{array}$$

$$\Rightarrow 101001 \cdot 1011_6 = 41.6875_{(10)}$$

1011

formula:-

$$\left[\text{val } 1 \times \frac{1}{2^1} \right] + \left[\text{val } 2 \times \frac{1}{2^2} \right] + \left[\text{val } 3 \times \frac{1}{2^3} \right] + \left[\text{val } 4 \times \frac{1}{2^4} \right]$$

$$= (1 \times \frac{1}{2}) + (0 + \frac{1}{4}) + (1 \times \frac{1}{8}) + (1 \times \frac{1}{16})$$

$$= 0.5 + 0 + 0.125 + 0.0625$$

$$= 0.6875$$

$$4, \quad 41.6875_{(10)} \Rightarrow 101001.1011$$

$$\begin{array}{r} 41.6875 \\ \downarrow \quad \downarrow \\ 2 \mid 41 \\ 2 \mid 20 - 1 \\ 2 \mid 10 - 0 \\ 2 \mid 5 - 0 \\ 2 \mid 2 - 1 \\ \hline 1 \quad 3750 \\ 2 \quad 3750 \\ \hline 10.7500 \\ 2 \quad 7500 \\ \hline 1.5000 \\ 2 \quad 5000 \\ \hline 1.0000 \\ \text{4th value.} \end{array}$$

$\Rightarrow 101001.1011$

$$\begin{array}{r} 101001 \\ 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \\ \hline 32 + 0 + 8 + 0 + 0 + 1 \\ - \boxed{33} \end{array}$$

$$5, 12(8) \Rightarrow 1010(2)$$

$$\therefore 12(8) = 10(10) = 1010(2) \quad \therefore 12(8)$$

$$\begin{array}{r} 1 \ 2 \\ 8 \ 8^0 \\ \hline 1x8 + 1x2 = 10 \end{array} \quad \begin{array}{r} 2/10 \\ 2\overline{)5-0} \\ 2\overline{)8-0} \\ 1-0 \end{array}$$

$$1 \left| \begin{array}{r} 2 \\ 2 \end{array} \right. \quad 1-0$$

$$(2) = 10(2)$$

$$001 + 010 = 001010$$

$$6, \therefore 62(8) \Rightarrow 110010(2)$$

$$\begin{array}{r} 2/6 \\ 2\overline{)3-0} \\ 1-0 \end{array}$$

$$110 + 010 = 110010(2)$$

$$F8(16) \Rightarrow 11111000_2$$

$$F \rightarrow 15$$

$$\begin{array}{r} 2/15 \\ 2\overline{)7-1} \\ 2\overline{)3-1} \\ 1-1 \end{array} \quad \begin{array}{r} 8 \\ 2/18 \\ 2\overline{)4-0} \\ 2\overline{)2-0} \\ 1-0 \end{array}$$

$$7, 32(16) \Rightarrow 00110010(2)$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

$$1111 \ 1000$$

$$011 \cdot 010$$

✓

$$011010$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

$$\begin{array}{r} 3 \ 2 \\ 11 \ 10 \end{array}$$

2. Complements

- Complements are used in digital computers for simplifying the subtraction operation.
- Complements are of two types; based on Radix (r) they are;

1. r 's complement.

2. $(r-1)$'s complement

→ For decimal notation $r=10$ then
 r 's complement is 10's complement
 $(r-1)$'s is 9's complement.

→ For Binary notation $r=2$ then

r 's complement is 2's complement
 $(r-1)$'s is 1's complement.

Decimal Notation

$(r-1)$'s complement (9's complement) :-

The $(r-1)$'s complement of number (N) for n digits is given by

$$\underline{9's} \rightarrow \boxed{(r^n - 1) - N}$$

Eg:-

$r=10$, let $n=2$, and $N=20$

$$= (10^2 - 1) - 20$$

$$= 79$$

2. r^s Complement (10^s complement):

The r^s complement of number (N) for n digits is given by.

$$10^s \rightarrow \boxed{[(r^{n-1}) - N] + 1}$$

Eg: $r=10$, Let $n=2$, and $N=20$

$$\begin{aligned} &= [(10^2 - 1) - 20] + 1 \\ &= (100 - 1) - 20 + 1 \end{aligned}$$

$$= 80$$

Binary Notation

$(r-1)^s$ complement. (1's complement):

The $(r-1)^s$ complement is obtained by changing

0's to 1's & 1's to 0's

Eg: 1011001

i.e. The 1's complement for 1011001 is

or Manual checking

$$\begin{array}{r} 1111111 \\ - 1011001 \\ \hline 0100110 \end{array}$$

x 's complement (2's complement):

The 2's complement is obtained by changing 0's to 1's & 1's to 0's and then add one (1) to the LSB (Least Significant Bit).

Eg: 1,011001

→ The 1's complement for 1011001 is 0100110

→ The 2's complement of above 0 is 1's complement

$$\begin{array}{r}
 \text{1's complement: } 0100110 \\
 + 1 \\
 \hline
 \text{2's complement: } 1011001
 \end{array}$$

Decimal Numbers:

Eg: $M - N = 72532 - 13250$

= 59282

$M = 72532$

$N = 13250$

a) 10's complement (N)

" 9's complement (N) "

$$\begin{array}{r}
 \text{9's complement: } 999999 \\
 - 13250 \\
 \hline
 867499
 \end{array}$$

b) 10's complement (N)

$$\begin{array}{r}
 \text{9's complement: } 999999 \\
 + 1 \\
 \hline
 867499 + 1 \\
 = 86750
 \end{array}$$

$M = 72532$

$N = 13250$

a) 10's complement (N)

b) 9's complement (N): 99999

($10^5 - 1 - 13250$)

$\frac{867499}{+ 1} = 86750$

$\frac{867499}{+ 1} = 86750$

$\frac{867499}{+ 1} = 86750$

$\frac{867499}{+ 1} = 86750$

b) 10's complement (N) + M

$$\begin{array}{r}
 72532 \\
 + 86750 \\
 \hline
 159282
 \end{array}$$

if carry, then -1 discarded

b) 1st 10's comp (N)

$$\begin{array}{r}
 13250 \\
 + 27468 \\
 \hline
 40718
 \end{array}$$

No carry → 10's comp, -ve sign

c) 10's comp (result)

a) q's comp

complement wants to be 11111111111111111111111111111111

$$\begin{array}{r}
 11111111111111111111111111111111 \\
 - 40718 \\
 \hline
 59281
 \end{array}$$

b) 10's comp

$$\begin{array}{r}
 +1 \\
 \hline
 59282
 \end{array}$$

c) Add -ve sign

$$-59282$$

Binary Numbers :-

$$\text{Eg: } M-N = 1010100 - 1000111 = 17$$

a) 9's complement (N)

$$\text{a) 9's complement (N): } 1000011$$

$$0111100$$

$$\text{b) 2's complement: } +$$

$$\hline 0111101$$

$$\text{Eg: } 1000011 - 1010100 = -17$$

a) 2's complement (N)

$$\text{b) 1's complement: } 1010100$$

$$0101011$$

b) 2's complement: +

i) No carry, 0101100

ii) Has 1's complement

c) 10's complement result

3. Fixed-point Representation

→ A digital Computer represents a positive (+) number with '0' and a negative (-) number, with '1' in the negative (&) number with MSB (left).


Eg:- sign + magnitude

$$0|1101 = +13$$

$$1|0110 = -6$$

→ To specify the position of binary point in a register, there are 2 types of representation, they are :-

- Fixed-point Representation
- Floating-point Representation



Fixed-point Representation :-

→ Fixed-point representation assumes that the binary point is always fixed on one position.

→ The positions of fixed-point can be extreme left (or) extreme right

Ex:- Extreme left (. 2345)

↓
Fractional value.

Extreme right (567.)

↓
decimal value.

Integer Representation:-

→ The signed integer numbers can be represented in 3 ways, they are,

+ve 1, signed - magnitude

-ve { 2, signed 1's complement
3, signed 2's complement

1, Signed - Magnitude :-

Eg:- $14_{(10)} \approx 1110_{(2)}$

Sign





0/000

1110

+ve, sign

magnitude

= $1110010_{(2)}$



Eg:- $14_{(10)} \approx 2\text{'s complement } 014_{(10)}$

0000
sign

1110
magnitude.

a) 1's complement 1111 0001 (signed 1's complement)

b) 2's complement sign 1 (signed 2's comp)
1111 (2's comp) 1111 0010 = -ve

= 1110010

Example 1 :-

Perform arithmetic addition of two numbers with signed magnitude of binary values.

Soln: Let the two values be 6 and 13 we get -4.

Possibilities to perform addition, they are

$$6+13$$

$$-6+13$$

$$6-13$$

$$-6-13$$

↓
sign.

$$\begin{array}{r} 6 \\ + 13 \\ \hline \end{array}$$

↓

$$\begin{array}{r} 00000110 \\ 00001101 \\ \hline 00010011 \end{array}$$

$$00010011 = 16$$

$$-6$$

$$\begin{array}{r} 11111010 \\ 00001101 \\ \hline 10000011 \end{array}$$

↓
sign

$$\begin{array}{r} 0111 \\ 0000 \\ \hline 0111 \end{array}$$

$$0000 = 0$$

$$+ 13$$

$$\begin{array}{r} 00010110 \\ 11111001 \\ \hline 11111000 \end{array}$$

$$6 \quad 00000110$$

$$-13 \quad 11110011$$

$$\begin{array}{r} 11110011 \\ 00000110 \\ \hline 11111001 \end{array}$$

↓
sign

$$0111$$

$$11111000 \rightarrow 2^5 \text{ complement}$$

$$(13)_{10} \rightarrow 00001101$$

$$11111000 + 00001101 = 11111101$$

$$11111101 \rightarrow 2^5 \text{ complement}$$

$$11111101 + 00001101 = 11110010$$

$$01110010$$

4. -6 +1111010

-13 00000011

$$\begin{array}{r} \text{11110101} \\ \hline \text{-sign.} \end{array}$$

Ex-2 :-

Perform arithmetic addition of two numbers with signed magnitude of decimal values.

Let the two values be 375, -240.

375 (-240)

\downarrow

375 + 10's comp (240)

a) 10's comp (240) = 760

1. 9's comp : 999

\downarrow 10's comp of -240
 $\frac{759}{759}$

2. 10's comp (95+1) : $\frac{760}{760}$

(S). Subtraction

$\boxed{1111}$

Note:- What is the result of two sign-magnitude numbers?

The positive sign is indicated by '0' & - .
negative sign is indicated by '1' in decimal magnitude.

b) $(375) + (-240)$

\downarrow 10's comp (240)

+ve $\frac{760}{\text{+ve}}$

(+) sign-preserved \downarrow (M) sign-preserved

(0375 + 9760)

sign magnitude

0	3 75
9	7 60

discard 1] 0|135
↓
+ sign.

01000111
11001111
10110011

4. Floating - Point Representation

- A Floating point representation uses two Registers
 - the first Register stores the number, which is called "Mantissa / fraction" (m)
 - the second Register stores the position of the binary point of the first Register, which is called "Exponent." (e)
 - the floating point number is given by $m \times r^e$, where "m" denotes Mantissa
- e denotes Exponent and r denotes Radix ($r=2$)

Example: The floating point representation of the decimal number $+6132.789$ is $m=0.6132789$, $e=4$

The above values are represented as

\leftarrow tve BP \uparrow -ve exponent
6132.789 mantissa

Mantissa(m)	Exponent(e)
0.6132789	+4

The binary numbers for the above mantissa (m) are 0.11011001100101101001 & exponent (e) is represented as 10000000000000000000000000000000.

Mantissa(m/f)	Exponent(e)
01001110	sin 0100100

$$+ 0.6132789 \times 2^{1st} \quad \text{sgn} \quad 011001110$$

$$\begin{array}{r} \text{1st }] 22,65578 \\ \times 2 \\ \hline \end{array}$$

2nd 0.4531156 x 2 3rd

$$\begin{array}{r} \cancel{0.9062312} \\ \times 2 \\ \hline \end{array}$$

4th 13.8124624
x 2

5th 11.6259248 2.318

6th TJ:24984 9.6
2

7th Oct. 4996 992

→ The floating point representation for binary values will be 8 bits for mantissa (m) and 6 bits exponent (e).

PART-B

1. Register Transfer Language :-

- * A Register transfer language is represented using symbolic notations which is used to describe the micro operation transfers between registers.
- * A Micro operation is an elementary operation which is used to store information in one or more registers.
- * The result of the operation may replace the previous binary information of a register.
- * The Micro operations like increment & load are performed on a binary counter with parallel load.
- * A bi-directional shift register is capable of performing shift-Left, and shift-Right operations.
- * The internal hardware organisation of a digital computer can be specified by:
 - a) The set of registers it contains and their function.
 - b) The sequence of Micro operations performed on the binary information which is stored in the registers.
 - c) The control that initiates the sequence.

PART-B

1. Register Transfer Language :-

- * A Register transfer language is represented by using symbolic notations which is used to describe the micro operation transfers between registers.
- * A Micro operation is an elementary operation which is used to store information in one or more registers.
- * The result of the operation may replace the previous binary information of a register.
- * The Micro operations like increment & load are performed on a binary counter with parallel load.
- * A bi-directional shift register is capable of performing shift-Left, and shift-Right operations.
- * The internal hardware organisation of a digital computer can be specified by:
 - a) The set of registers it contains and their function.
 - b) The sequence of Micro Operations performed on the binary information which is stored in the registers
 - c) The control that initiates the sequence

2. Register Transfer

* Registers are denoted with Capital Letters [Alphabets] followed by numeric value

Eg:- R1; R2 ; Memory address Register, IR, PC

R₁ → process Register 1



R₂ → process Register 2

MAR stands for Memory address Register

IR stands for Instruction Register

PC stands for program counter.

Block diagram of Register:-



From the above example PC(L) is referred to "lower-order byte," whereas PC(H) is referred to "higher-order byte."

→ By using replacement operator \leftarrow , the information (or) data from one register is transformed to another register.

Eg:- $R_2 \leftarrow R_1$

→ A Control Function which is denoted by 'P' uses a boolean variable.


Eg: if ($P = 1$) then $R_2 \leftarrow R_1$

The above statement can be return in register transfer language as $P : R_2 \leftarrow R_1$ P contact variable

→ A common clock can be used to perform multiple operations, which is denoted by 'T'

Eg: $T : R_2 \leftarrow R_1, R_1 \leftarrow R_2$

The block diagram for the transfer from R_1 to R_2 when $P = 1$



3. Bus and Memory Transfer


Bus transfer:

- * A digital computer has many registers which transfer information from one register to another registers using a common bus system

- * A bus structure consists of a set of common lines, one for each bit of a register.
- * Control signals determine which register is selected by the bus.
- * To construct a common bus system, we use multiplexers.
- * The multiplexers select the source register whose binary information is placed on the bus.

Bus System for Four Registers:-

Bus system for four registers



Function table :-

S_1	S_0	Registers
0	0	A
0	1	B
1	0	C
1	1	D

- * To select a particular register to use the common bus, we need to use select inputs.
- * For example, if we want to ^{select} register B to use the common Bus, $S_0 = 1$, and $S_1 = 0$ are to be selected.

3-state Bus Transfer :-

- * Instead of multiplexers we can use 3 state gates for bus system.
- * A 3-state gate is a digital circuit that produces 3 states
- * In this 3 states, two states represent signals (0 or 1) and the remaining one state represents Open Circuit

Memory Transfer :-

A memory word is denoted by M

- * One memory word is selected by the memory address during the transfer.
- * The transfer of information from a memory word to outside environment is called "read operation".
- * The transfer of new information to be stored into the memory word is called "write" operation.
- * It is necessary to specify the address of M when writing memory transfer operations. It is done by enclosing the address in square brackets.

Ex:- Read : DR \leftarrow M[AR]

- * AR : Address register DR : Data register.
From above example, the information transfers from M to DR. where M is selected based on AR

Ex:- Write : M[AR] \leftarrow R

from the above example, transfer of information from R, to M based on AR will be done.

Information

transferring

from

4. Arithmetic Micro Operations

- * A micro operation is an elementary operation performed with the data that is stored in a registers.
- * Microoperations in a digital computer are classified into Four categories, they are:
 - a) Register transfer Microoperation [Transfer data from one register to another register]
 - b) Arithmetic Microoperation [Arithmetic operation]
 - c) Logic Micro Operation [bit manipulation]
 - d) Shift Micro operations [Perform shift operation]

Arithmetic Micro operation :-

- * The basic arithmetic Micro operations are:
 - a. Addition
 - b. Subtraction
 - c. Increment
 - d. Decrement
 - e. shift.

Arithmetic MO

Description

$R_3 \leftarrow R_1 + R_2$

contents of R_1 added to R_2 and transferred to R_3 .

$R_3 \leftarrow R_1 - R_2$

contents of R_2 subtraction from R_1 & result transferred to R_3 .

$R_2 \leftarrow \bar{R}_2$

complement the contents of R_2 (1's complement).

$R_2 \leftarrow \bar{R}_2 + 1$

2's compliment

$R_3 \leftarrow R_1 + \bar{R}_2 + 1$

$R_1 + 2^1$'s compliment (R_2)

$R_1 \leftarrow R_1 + 1$

Incaement


$R_1 \leftarrow R_1 - 1$

Decrement

Arithmetic Circuit [4 bit] :-

Function table

Select			Input y	Output $D = A + Y + C_{in}$	MicrO operation
S_1	S_0	C_{in}			
0	0	0	B	$D = A + B$	Add
0	0	1	B	$D = A + B + 1$	Add with carry
0	1	0	\bar{B}	$D = A + \bar{B}$	Subtract with borrow
0	1	1	\bar{B}	$D = A + \bar{B} + 1$	subtract
1	0	0	0	$D = A$	Transfer A
1	0	1	0	$D = A + 1$	Incaement A
1	1	0	1	$D = A - 1$	Decrement A
1	1	1	1	$D = A$	Transfer A



* To perform addition operation, $S_1 = 0, S_0 = 0, C_{in} = 0$

1. $A = 1010$ $B = 1100$

2. $A = 1010$ $B = 1100$

5. Assembly Language Instructions

- * Assembly language is low-level language which communicates directly with the computer hardware [CPU].
- * An assembly language contains several assembly language instructions.
- * "Mnemonics" are used in assembly language instructions to represent a particular operation.

Examples:-

<u>ADD</u>	R ₁ , R ₂
<u>SUB</u>	R ₂ , R ₁

Mnemonics

From the above example, the mnemonics are ADD and SUB.


- * Mnemonics can also be called as "OP-code" [Operation code]
- * Assembly language instruction consists of Mnemonics followed by operands.
- * Once the assembly language instruction is executed, if can the result can be transferred to memory location.

6. 8085 Architecture

→ 8085 is an 8-bit Microprocessor designed by Intel in 1977.

8085 Architecture configuration :-

- * It is a 40 pin I.C. package fabricated on a single LSI chip.
- * The Intel 8085 uses a single +5V d.c. supply for its operation.
- * Intel 8085's clock speed is about 3 MHz; the clock cycle is of 320ns.
- * 8 bit data bus. Address bus is of 16-bit, which can address up to 64KB.
- * 16-bit stack pointer, 16 bit PC (Program Counter)
- * Six 8-bit registers are arranged in pairs: BC, DE, HL.



ALU:-

The Arithmetic and Logic Unit performs the arithmetic and logical operations:

- * Addition
- * Subtraction
- * Logical AND
- * Logical OR
- * Logical EXCLUSIVE OR
- * Complement (Logical NOT)
- * Increment (add 1)
- * Decrement (subtract 1)
- * Left shift, Rotate left, Rotate right
- * clear, etc.

Timing and Control Unit:-

The timing and control unit is the section of the CPU.

- * It is used to generate timing and control signals which are necessary for the execution of instructions.
- * It is used to control data flow between CPU and peripherals (including memory).
- * It is used to provide status, control and timing signals which are required for the operation of memory and I/O devices.
- * It is used to control the entire operations of the microprocessor and peripherals connected to it.

thus we can see that the control unit of the PU acts as the brain of the computer system.

Registers:-

Registers are used for temporary storage and manipulation of data and instructions by the microprocessor. Data remain in the registers till they are sent to the I/O devices or memory. Intel 8085 Microprocessor has the following registers:

- * One 8-bit accumulator (Acc) i.e. register A
- * Six general purpose registers of 8-bit, these are B, C, D, E, H and L.
- * One 16-bit stack pointer, SP
- * One 16-bit program counter, PC
- * Instruction register.
- * Temporary register.

In addition to the above mentioned registers the 8085 microprocessor contains a set of five flip-flops which serve as flags (or status flags). A flag is a flip-flop which indicates some conditions which arises after the execution of an arithmetic or logical instruction.

I. Accumulator (Acc):-

The accumulator is an 8-bit register associated with the ALU. The register 'A' is an accumulator in the 8085. It is used to hold one of the operands of an arithmetic and logical operation.

The final result of an arithmetic or logical

Operation is also placed in the accumulator.

2. General-purpose Registers:-

The 8085 Microprocessor contains six 8-bit general purpose registers. They are : B,D,C,E,H and L registers.

To hold data of 16-bit a combination of two 8-bit registers can be employed.

The combination of two 8-bit registers is called 'register pair'. The valid register pairs in the 8085 are : D-E, B-C and H-L. The H-L pair is used to act as a memory pointer.

3. Program Counter (PC):-

It is a 16-bit special purpose register. It is used to hold the address of memory of the next instruction to be executed. It keeps the track of the instruction in a program while they are being executed.

The microprocessor increments the content of the next program counter during the execution of an instruction so that at the end of the execution of an instruction it points to the next instruction address in the program.

4. Stack Pointer (SP):-

It is a 16-bit special function register used as memory pointer. A stack is nothing but a portion of RAM. In the stack, the contents of only those registers are saved, which are being used in the later part of the program.

The stack pointer (sp) controls the addressing of the stack. The stack pointer contains the

the address of the top element of data stored in the stack.

5. Instruction Register:-

The instruction register holds the opcode (operation code or instruction code) of the instruction which is being decoded and executed.

6. Temporary Register:-

It is an 8-bit register associated with the ALU. It holds data during an arithmetic / logical operation. It is used by the microprocessor. It is not accessible to programmer.

7. Flags:-

The Intel 8085 microprocessor contains five flip-flops to serve as status flags. The flip-flops are reset or set according to the conditions which arise during an arithmetic or logical operation.

The five status flags of Intel 8085 are:-

- * Carry flag (C)
- * Parity flag (P)
- * Auxiliary carry flag (AC)
- * Zero flag (Z)
- * Sign flag (S)

If a flip-flop for a particular flag is set, then it indicates 1. When it is reset, it indicates 0.

Data and Address Bus :-

- * The Intel 8085 is an 8-bit microprocessor. Its 'data bus' is 8-bit wide and therefore, 8 bits of data can be transmitted in parallel from & to the Microprocessor.
- * The Intel 8085 requires an address bus of addresses are of 16-bits.

7. 8085 Instruction set

- * Instruction sets are instruction codes to perform some task.
- * A digital computer understands instructions written in binary codes (machine codes).
- * An instruction (instruction format) is a command to the microprocessor to perform a given task on a particular data.
- * Each instruction (instruction format) is a of two parts.
- * one is task to be performed, called operation code (opcode) and the second one, is the data to be operated on called the 'operand'.
- * The operands or data can be specified in different ways.
- * It may include an 8-bit or 16-bit data, an internal register, a memory location, or 8-bit or 16-bit address.

* In some instructions, the operand is implicit.

The 8085 instruction set is of three groups according to word size:

- * One-word or one-Byte instructions.
- * Two-word or two-Byte instructions.
- * Three-word or three-Byte instructions.

In the 8085 microprocessor, byte and words are synonymous because it is an 8-bit microprocessor. But, instructions are commonly referred to in terms of bytes rather than words.

One-Byte instructions:-

A one-byte instruction includes a opcode and a operand in the same byte. Operand(s) are internal registers and are in the instruction in form of codes. If there is no numeral present in the instruction, then that instruction will be of one-byte, opcode operand.

MOV C,A (copy the content of accumulator in the register C)

ADD B (Add the contents of register B to the contents of the accumulator)

Two-Byte instructions:-

In a two-byte instruction, the first byte specifies the operation code and second byte specifies the operand. Source operand is a data byte and immediately following the opcode. If an 8-bit numeral is present in the instruction

then that instruction will be of two-byte.
Here, the numerical may be a data or an address.

Opcode Operand

MVI

A 35H (Load an 8-bit data byte in the
accumulator.)

Three-Byte Instructions :-

In a three-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit operand. The second byte is the low-order operand and the third byte is the high-order operand. If a 16-bit numerical is present in the instruction then that instruction will be of three bytes.

Opcode Operand

JMP

2550H (Transfer the program
sequence to memory location
2085h).

Unit-3

Part-A (Design)

1. Instruction Codes
2. Computer Registers
3. Computer Instructions
4. Timing & Control
5. Instruction cycle
6. Memory-Reference instructions
7. Input-output and Interrupt

Part-B (CPU)

1. Introduction

2. General Register Organisation.

3. Stack Organisation.

4. Instruction formats

5. Addressing Modes.

Part-A (Design)

1. Instruction Codes

- * An instruction code is a group of bits that instruct the computer to perform a specific task.
- * A program is a set of instructions.
- * A computer instruction specifies a sequence of micro operations.
- * The computer reads each instruction from the memory and stores in registers.
- * Every computer has its own unique instruction set, which has the ability to store and execute instructions.
- * An operation code has two parts, they are
 1. Operation code (opcode) mnemonic
 2. Address of data / data

1. Opcode :-

The various operations can be provided by various opcodes, they are

1. ADD

2. SUB

3. MUL

4. SHIFT

5 COMPLEMENT




* To perform an operation, a computer needs an instruction and one process or register.

2 Address of Data:-

* The address instructs the control where to find operand in the memory, which is used as the data which will be stored in the processor register.

→ The memory unit stores both the instructions and operands in a memory word.


→ A memory word size is 16 bits



→ The instruction format contains two types of addresses, they are:


1. Direct Address

2. Indirect Address



- From the above instruction formats uses direct (0) Indirect address.
- A direct address is denoted by '0' and indirect address is denoted by '1'.

Direct Address (0) Indirect Address (1)



To right side address location will be 300
 Since part of address
 Address 300 is
 Address 1350
 (1350)

2. Computer Registers

* A basic computer consists of several registers, they are :-

Registered Name	Registered Symbol	No. of bits (size)
Accumulator	AC	16 \approx 2 Bytes
Address Register	AR	12
Data Register	DR	16
Instruction Register	IR	16
Program Counter	PC	12
Temporary Register	TR	16 bits
Input Register	INPR	8
Output register	OUTR	8

Accumulator (AC) :-

- Accumulator is a processor register.
- The symbol of Accumulator is AC.
- The size of Accumulator is 16 bits.

Address Register :-

- Address Register is used to store the address of memory location.
-
-

Data Register :-

- Data Register is used to store the operands value.
- The symbol of data Register is "DR"
- The size of data Register is "16 bits".

Instruction Register :-

- Instruction Register stores the instruction which is read from the memory
- The symbol of Instruction Register is "IR"
- The size of Instruction Register is "16 bits".

Program Counter :-

- Program Counter is used to store the address of next instruction to be read from the memory.

→
→

Temporary Register :-

- Temporary Register is used to store temporary data during the processing of instruction.

→

Input Register :-

- Input Register is used to receive and store the data from input device
- The symbol of Input Register is "INP".

- The size of input register is "8 bits".
- Output Register:-
- Output Register is used to send the data to an output device from the memory.
- The symbol of output Register is "OUTR".
- The size of output Register is "8 bits".

3. Computer Instructions

- A basic computer uses three types of instructions.
- The basic computer instruction formats are
 1. Memory - reference instruction
 2. Register - reference instruction
 3. Input - output instruction.

1. Memory reference instruction :-

15	14	12 11
I	Opcode	Address
(000-110)		

2. Register - reference instruction :-

15	11
Ø 111	Register Operation

3. Basic Input - output instruction :-

15	11
1 111	I/O operation

1. Memory reference instructions:-

The memory reference instructions, use 12 bits to specify an address, 3 bits to specify the opcode, 1 bit is used to specify the type of address. (0 = Direct & 1 = Indirect).

2. Register reference instruction :-

The Register reference instruction specifies a Register operation, which is 12 bits. Here the opcode is specified by 111 and address type is '0'.

3. Input - Output Instruction :-

The Input - output instruction uses 12 bits to specify the type of input-output operations. Here the opcode is specified by 111 and address type is specified by 11.

→ The basic computer instructions which are used in a computer are

Symbol	Description
AND	AND memory word to AC
ADD	Add memory word to AC
LDA	Load memory word to AC
STA	Store Content of AC or in memory

BUN	Branch unconditionally
BSA	Branch and save return address
ISZ	Increment and skip if zero
CLA	clear AC
CLE	clear E
CMA	complement AC
CME	complement E
CIR	circulate right AC and E
CIL	circulate left AC and E
INC	Increment AC
SPA	skip next instruction if AC positive
SNA	skip next instruction if AC negative
SZA	skip next instruction if AC zero
SZE	skip next instruction if E is 0
HLT	Halt computer.
INP	Input character to AC
OUT	Output character from AC
SKI	skip on input flag
SKO	skip on output flag
ION	Interrupt on
IOF	Interrupt off

- An instruction set is complete, if the computer satisfies below conditions, they are
1. Arithmetic, logical and shift instruction.
 2. Move information from memory & Registers.
 3. Control Instructions [program]

4. Input and output instructions

4. Timing and Control


- * The timing for all registers in a basic computer is controlled by a master clock.
- * The clock pulses are applied to all the flip-flops and registers in the system.
- * The clock pulses cannot change the state of a register until the register is enable.
- * The control signals are generated in the control unit which provides inputs to multiplexers.
- * The control unit can be organised in two ways, they are:
 1. Hardwired control.
 2. Microprogrammed control.
- * In hardwired organization, the control logic is implemented by using gates, flip-flops, decoders or any other circuits.
- * In microprogrammed organization, the control information is stored in control memory, which is programmed to initiate the required

instructions.

Control unit :-

- * The control unit consists of two decoders, one instruction Register , one sequence counter (SC) , and one control logic gates
- * An instruction which is read from the memory is placed in Instruction Register (IR)
- * The IR contains of 3 parts , they are mode , opcode , and address
- * The opcode of IR is decoded with 3×8 decoder.
- * The sequence counter is decoded with 4×16 decoder
- * The outputs of 3×8 decoder and 4×16 decoder are forwarded to control logic gates, which produces control output.
- * The sequence counter takes increment, clear, and clock has input

Instruction registers (IR)



5. Instruction cycle

- * A program in the memory unit of a computer contains a sequence of instructions.
- * A program is executed in the computer through a cyclic process for each instruction.
- * Each instruction cycle can be divided into 4 phases, they are:
 1. Fetch an instruction from the Memory.
 2. Decode the instruction.
 3. Read the effective address from the memory [eg: Indirect Address]
 4. Execute the instruction


The above instruction cycle is represented in the register transfer as

$$T_0 : AR \leftarrow PC$$

$$T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1$$

$$T_2 : D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), \\ AR \leftarrow IR(0-11), I \leftarrow IR(15)$$

Instruction Cycle Flowchart



Registered Reference Instruction :-

- * The Execution of Registered reference instruction is done when D7=1 and I=0.
- * The registered reference instruction gets executed when decode operation code in IR(12-14).
- $AR \leftarrow IR(0_{11})$, $I \leftarrow IR(15)$
- * The list of micro operations needed to execute "Memory Registered" reference instruction are:

	$R : SC \leftarrow 0$	clear SC
CLA	$RB11 : AC \leftarrow 0$	clear AC
CLE	$RB10 : E \leftarrow 0$	clear E
CMA	$RB9 : AC \leftarrow \overline{AC}$	complement AC
CME	$RB8 : E \leftarrow \overline{E}$	complement E
CIR	$RB7 : AC \leftarrow \text{shr AC},$ $AC(15) \leftarrow E,$ $E \leftarrow AC(0).$	circulate right
CIL	$RB6 : AC \leftarrow \text{shL AC}, AC(0) \leftarrow E$ $E \leftarrow AC(15)$	circulate left
INC	$RB5 : AC \leftarrow AC + 1$	increment AC.
SPA	$RB4 : \text{If } (AC(15)=0) \text{ then}$ $(PC \leftarrow PC+1)$	skip if positive
SNA	$RB3 : \text{IF } (AC(15)=1) \text{ then}$ $(PC \leftarrow PC+1)$	skip if negative

SZA RB₂: If (AC=0) then skip if AC zero
 SZE RB₁: If (E=0) then skip if E zero
 HLT RB₀: S<0. (S is ac.) Halt computer
 → never starts stop if going to next state
 → need 3 normal flip-flops

DA = 000

0 → DA : 000

DA = 111

0 → DA : 111 A

→ read

0 → D : 1011 111

DA = 000

$\overline{DA} \rightarrow DA$: p81 A

→ read DA

D → D : 0000 000

→ read DA

DA and $\overline{DA} \rightarrow DA$: p81

D → DA

(D) DA → D

(D) DA → D

→ DA = 000
 $D \rightarrow (D) DA$, DA 111 → DA : 000

(D) DA → D

→ DA = 111

$\overline{D} \rightarrow DA$: 111

→ DA = 111

$\overline{D} \rightarrow (D) DA$: 111

$\overline{D} \rightarrow D$

→ DA = 111

$\overline{D} \rightarrow (D) DA$: 111

$\overline{D} \rightarrow D$