# **Environment Setup for Vivado**

Prof. Jae W. Lee (<a href="mailto:iaewlee@snu.ac.kr">iaewlee@snu.ac.kr</a>)
Department of Computer Science and Engineering
Seoul National University

TA (snu-arc-uarch-ta@googlegroups.com)

#### **Contents**

- What is vivado? p.3
- Download Vivado p.4
- Install Vivado p.5 ~ p.12
- Create Project p.13 ~ p.16
- Add Files to Project p.17
- Running simulation p.18~p.19

#### What is vivado?

- Vivado is software developed by Xilinx
- Vivado is used for FPGA design, development, and programming
- Vivado is widely used in industries and academia for developing FPGA-based solutions

#### **Download Vivado**

- You can download Vivado via AMD XILINX Homepage <u>https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools.html</u>
- Recommend downloading the Vivado ML Edition (2023.1)
  - To download it, you will need to sign up
  - Windows Version Installer

    AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1: Windows Self Extracting Web Installer (EXE199.47 MB)

    MD5 SUM Value: 4c6a1e5d5cf7c44c3f201c9056b6cf45

    Download Verification

    Digests

    Signature

    Public Key

    Linux Version installer

    AMD Unified Installer for FPGAs & Adaptive SoCs 2023.1: Linux Self Extracting Web Installer (BIN265.94 MB)

MD5 SUM Value: e47ad71388b27a6e2339ee82c3c8765f


Signature

**Public Key** 


Download Verification (1)

Digests


- \$> chmod +x Xilinx\_XXX\_xxx.bin
- \$> ./Xilinx XXX xxx.bin




Use the email address and password used when signing up




#### Select vivado as product to install




#### Select vivado ML Standard edition




#### Select minimal option to install




Please check for accept license agreements




Recommend to change installation directory path.




#### Please reserve required space for installation




**Click Create Project** 




#### Enter your project name



#### Select RTL Project Type




Add source files you need (You can add to the project after it's created)




# **Create Project (Xilinx ISE)**

If you want to use Xilinx ISE Program, create project using the following method




# Add Files to project

To access the provided sample data file, you need to add it to the project.



# **Running Simulation**

Click Run Behavioral Simulation to start simulation



# **Running Simulation**

You can check result via console and waveform

