ICE 3003: Computer Architecture Midterm Exam April 21st, 2016 Professor Jae W. Lee SOLUTIONS

Student ID #	‡:		
Name: _			=

This is a closed book, closed notes exam.

120 Minutes

14 Pages

(+ 4 Appendix Pages)

Total Score: 200 points

Notes:

- Please turn off all of your electronic devices (phones, tablets, notebooks, netbooks, and so on). A clock is available on the lecture screen.
- Please stay in the classroom until the end of the examination.
- You must not discuss the exam's contents with other students during the exam.
- You must not use any notes on papers, electronic devices, desks, or part of your body.

(This page is intentionally left blank. Feel free to use as you like.)

Part A: Short Answers (16 points)

Question 1 (16 points)

Please indicate whether each of the following statements is true or false. You don't have to justify your answer—Just write down true or false.

(1) Typically, dynamically linked programs use less memory than statically linked programs.

TRUE

(2) Increasing clock rate improves *both* throughput and response time of instruction execution.

TRUE

(3) To compare two IEEE 754 floating-point numbers, you can simply interpret them as two sign-magnitude integers and perform an integer comparison to obtain the correct result.

TRUE

(4) When performing multiple integer additions, the order of additions does not affect the final result since addition is commutative

TRUE

Part B: Iron Law of CPU Performance (24 points)

Question 2 (24 points)

You are the chief architect of $Andromeda^{TM}$ S8, your company's next-generation smartphone. Based on the customers' feedback for $Andromeda^{TM}$ S7, you make it the top priority to maximize battery life (i.e., energy efficiency), instead of performance. You are considering two processors: one from S-company (labeled CPU_S) and the other from Q-company (labeled CPU_Q). To evaluate energy efficiency of both chips, you use a popular social network app, titled $Instacram^{TM}$, with which you can show off what you ate for dinner. The two processors have the same ISAs but different CPIs and clock rates, and performance analysis results for the app are summarized below:

Instruction Type	Instr. count	Cycles per Instr. (CPI)				
	(millions)	CPUs	CPU_Q			
Arithmetic & Logic	10	1	1			
Load & Store	5	4	2			
Branch	4	2	3			
Miscellaneous (기타)	1	4	4			

Clock rate (GHz)						
CPUs	CPU_Q					
2.0	1.5					

(1) What are the average CPIs for this app on both processors?

$$CPU_S = 2.1$$

$$CPU_O = 1.8$$

(2) What are the CPU times of this app on both processors? (Note: Be sure to include time units.)

$$CPU_S = 21 \text{ ms}$$

 $CPU_O = 24 \text{ ms}$

(3) One way to compare energy efficiency of two processors is to compare their average energy-per-instruction (EPI). Assuming the capacitance (C) and operating voltage (V) are the same for both processors, which one is more energy efficient and by how much? To answer this, calculate the EPI ratio of the two processors.

(*Hint*: Energy [Joule] = Power [Watt] * Time [Sec])

```
EPI_S:EPI_Q = (Freq_S * Time_S) : (Freq_Q * Time_Q) = 2.0*21 : 1.5*24 = 7 : 6 (i.e., CPU_O is more energy efficient.)
```

Question 3 (15 points)

CPU time is affected by three different factors: instruction count (IC), average cycles per instruction (CPI), and clock cycle time (CLK). For each of the following changes, identify **all** factors that are affected. If no factor is affected, just write down "nothing." It's okay to use acronyms (IC, CPI, CLK), and you don't have to justify your answer.

(1) Add a new memory-arithmetic instruction like addmem.

addmem \$s0, 8(\$s1) # \$s0<-\$s0+Mem[\$s1+8]

IC, CPI (+CLK depending on whether this instr increases the critical path)

(2) Switch endianness (e.g., from big endian to little endian).

Nothing

(3) Add more general-purpose registers.

IC, CPI (+CLK depending on whether reg read falls on the critical path)

(4) Increase the width of datapath from 32 bits to 64 bits.

IC, CPI (+CLK depending on whether it affects critical path)

(5) Migrate from 14nm fabrication technology to 10nm technology.

CLK

Part C: MIPS ISA (36 points)

Question 4 (20 points)

Address	Code	
0x20160420 0x20160424 0x20160428	START: li \$s1, 408 li \$s2, 1 # TRUE lw \$s6, 20(\$sp) # p[]	
0x2016042c 0x20160430 0x20160434 0x20160438	INIT: addi \$s1, \$s1, -4 add \$s3, \$s1, \$s6 # p[k] sw \$s2, 0(\$s3) # p[k] = TRUE (1)bne \$s1, \$0, INIT	
0x2016043c 0x20160440 0x20160444 0x20160448 0x2016044c	<pre>lw \$s4, 12(\$sp) # load i lw \$s5, 16(\$sp) # load buffer[j] slti \$s7, \$s4, 3 # i < TESTNUM beq \$s7, \$0, END addi \$s4, \$s4, 1 # i++</pre>	
0x20160450 0x20160454 0x20160458 0x2016045c	li \$t0, 32 # \$t0 = ' ' (space) li \$t1, 10 # \$t1 = '\n' (newline) li \$t2, 10 # \$t2 = digit (10) move \$s0, \$0 # n1 = 0	
0x20160460 0x20160464 0x20160468 0x2016046c 0x20160470 0x20160474 0x20160478	N1_1: lb \$t3, 0(\$s5) # buffer[j] addi \$s5, \$s5, 1 # j++ (2)beq \$t3, \$t0, N1_2 # buffer[j] == '\n'? mul \$s0, \$s0, \$t2 # n1 *= 10 add \$s0, \$s0, \$t3 addi \$s0, \$s0, \$t3 addi \$s0, \$s0, -48 # n1 += buffer[j] - '0' (3)j N1_1	
0x2016047c 0x20160480	N1_2: sw \$s0, 4(\$sp) # store n1 move \$s1, \$0 # n2 = 0	

The code above is the part of main function of HW1-1. Encode the three instructions (1), (2), and (3) into 32-bit hexadecimal form.

- (1) 0x1620FFFC
- (2) 0x11680004
- (3) 0x08058118

Question 5 (16 points)

Translate the following pseudo instructions into a *minimum* sequence of native instructions in MIPS ISA. Your pseudo instructions should not require any modifications to the rest of the program.

```
(1) bgt
           $t0,
                 $s0,
                       label
     slt
           $at,
                 $s0,
                        $t0
     bne
                 $zero, label
           $at,
                 $s0,
  (2) ble
           $t0,
                       label
     slt
           $at,
                 $s0,
                        $t0
     beq
           $at, $zero, label
  (3) li
           $t0, 0x34AF14 (constant > 16 bit)
     lui
           $t0,
                 0x0034
           $t0,
                 $t0,
     ori
                        0xAF14
  (4) li
           $t0, 0xF14 (constant <= 16 bit)
     ori
           $t0, $zero,
                         0xF14
     addi $t0, $zero,
or
                         0xF14
```

Part D: Computer Arithmetic (39 points)

Question 6 (24 points)

Please answer the following questions.

(1) An IEEE 754 floating point number can be represented in the following scientific notation with base 2: $A = x_{(16)} \times 2^{y_{(10)}}$. To represent the smallest positive number in single precision, what should be the value of x and y? (*Note*: 300 (Decimal notation) = 3.0×10^2 (Scientific notation))

$$x = 1.0_{(16)}$$
$$y = -149_{(10)}$$

(2) How can you represent the smallest single-precision positive number in the normalized form? Using the format of A in (1), write the value of x and y.

$$x = 1.0_{(16)}$$
$$y = -126_{(10)}$$

(3) Fill the snapshot of the floating-point register file after executing following instruction. add.d \$F0, \$F2, \$F4


F0	0x3f800000
F1	0x40500000
F2	0x40500000
F3	0x00000000
F4	0x40080000
F5	0x00000000
•••	



F0	0x4050C000
F1	0x00000000
F2	0x40500000
F3	0x00000000
F4	0x40080000
F5	0x00000000

Question 7 (15 points)

Here is "an improved version of the division hardware" from the textbook. When the divisor is $0421_{(10)}$ and dividend is $2016_{(10)}$, what will be the value of Remainder register (64 bits) after 33 cycles? Write the answer in hexadecimal form.




0x14C00000004

Part E: MIPS Datapath and Control Logic (70 points)

Question 8 (30 points)

The following figure shows the datapath and control of a single-cycle MIPS processor as we have covered in the lectures. Answer the following questions.



(1) Identify datapath components (among ①~⑦) that are used when you fetch the following instructions: (a) LW, (b) ADD, (c) BEQ. For each instruction, write down those component numbers and explain their functions.

LW: 1, 2, 3, 4, 5

1: Instruction fetch

2: Read register operands, update register

3:16bit off set -> 32bit

4: calculate address (using 16-bit offset)

5: Read memory

ADD: 1, 2, 4

1: Instruction fetch

2: Read 2 register operands, Write register result

4: perform arithmetic operation

BEQ: 1, 2, 3, 4, 7

1: Instruction fetch

2 : Read register operands3 : Sign-extend displacement

4: compare operands

7: word displacement(shift left 2 places), add to PC+4

(2) Fill in the control signals in the table below for the **addi** instruction using 1, 0, and X (don't care). If you want, you can write the answer to the helper sheet and submit it together. Also, find datapath components that are *not* used for **addi** (Write down the number(s).)

Instruction opcode	ALU ctrl
Add	0010
Sub	0110
AND	0000
OR	0001
Set on less than	0111

Table. ALU control signal bit

addi: 5, 6, and 7 are not used

Instruction	RegDst (1 bit)	ALUSrc (1 bit)	MemtoReg (1 bit)	RegWrite (1 bit)	MemRead (1 bit)	MemWrite (1 bit)	Branch (1 bit)	ALUctrl* (4 bits)
addi	0	1	0	1	0 (X)	0	0	0010

Question 9 (40 points)

The following code is a simple insertion sort program written in MIPS assembly, which will be run on a single-cycle MIPS processor shown in Question 8. The input array has 4 integers with {6, 9, 7, 4}. Registers are initialized to 0.

```
.data
input: .word 6, 9, 7, 4
.text
main:
             la $s0, input
                                    # $s0 = Base address of A[]
             li $s1, 4
                                    # Length of A
             li $s2, 1
Loop1:
             add $t0, $s2, $s2
             add $t0, $t0, $t0
             add $t0, $t0, $s0
             lw $s4, 0($t0)
             addi $s3, $s2, -1
             add $t1, $s3, $s3
             add $t1, $t1, $t1
             add $t1, $t1, $s0
Loop2:
             lw $t3, 0($t1)
             slt $t6, $t3, $s4
             bne $t6, $zero, Break
             sw $t3, 4($t1)
             addi $t1, $t1, -4
             addi $s3, $s3, -1
             slt $t7, $s3, $zero
             beg $t7, $zero, Loop2
Break:
             sw $s4, 4($t1)
             addi $s2, $s2, 1
             slt $t8, $s2, $s1
             bne $t8, $zero, Loop1
```

(1) The table below summarizes the delay of each datapath component. (a) Which instruction determines the cycle time? (b) What will the minimum cycle time?

Instruction	Register	ALU	Memory	Register
Fetch	read	Operation	Access	Write
100 ps	50 ps	100 ps	100 ps	50 ps

(a) lw

(b) 400 ps

(2) Write down the execution sequence of the loop in the dotted box (e.g., $\bigcirc \rightarrow \bigcirc \rightarrow ...$) and total instruction count. (*Note*: Do not count the three instructions outside the box.)

	1	2	3	4	Total
# of iteration	3	6	4	3	16
IC	8	3	5	4	
Total IC	24	18	20	12	74

(3) Ben Bitdiddle is the chief designer of the MIPS processor product line at SKK Electronics, and he proposes two new instructions to optimize this program: sltmem (slt with memory operand), swpd (sw with post-decrement). If we apply these instructions whenever applicable, what will be the new instruction count?

	1	2	3	4	Total
# of iteration	3	6	4	3	16
IC	8	2	4	4	
Total IC	24	12	16	12	64

(4) What will the CPU time for the original and modified programs? Assume CPI is 1 for both processors, and the CPU time is determined only by instruction count and clock cycle time. Be sure to calculate the cycle time of the modified processor (with sltmem and swpd) if it is changed. (*Note*: Be sure to include the time unit.)

CPUtime_original =
$$74 * 1 * 400ps$$

CPUtime_modified =
$$64 * 1 * 400ps$$

Reference

Code						0.0	0.4			a.=	0.0		A		
No.	\$s0	\$s1	\$s2	\$s3	\$s4	\$t0	\$t1	\$t3	\$t6	\$t7	\$t8	[0]	[1]	[2]	[3]
1	&A[]	4	1	0	9	&A[1]	&A[0]	0	0	0	0	6	9	7	4
2								6	1			6	9	7	4
4			2								1	6	9	7	4
1				1	7	&A[2]	&A[1]					6	9	7	4
2								9	0			6	9	7	4
3				0			&A[0]			0		6	9	9	4
2								6	1			6	9	9	4
4			3								1	6	7	9	4
1				2	4	&A[3]	&A[2]					6	7	9	4
2								9	0			6	7	9	4
3				1			&A[1]			0		6	7	9	9
2								7	0			6	7	9	9
3				0			&A[0]			0		6	7	7	9
2								6	0			6	7	7	9
3				-1			X &A[-1]			1		6	6	7	9
4			4								0	4	6	7	9

Reference code (insertion sort)

```
\begin{split} & \text{int main() } \{ \\ & \text{int i, j, v;} \\ & \text{int A[4] = } \{6, 9, 7, 4\}; \\ & \text{for (i = 1; i < 4; ++i) } \{ \\ & \text{v = A[i];} \\ & \text{for (j = i - 1; j >= 0 \&\& A[j] >= v; --j) } \{ \\ & \text{A[j+1] = A[j];} \\ & \text{A[j+1] = v;} \\ & \} \\ & \text{return 0;} \end{split}
```

MIPS	Ref	fer	ence Data	(FOR-			/ FMT /I / FUNC
						NAME, MNEMO		MAT		11. 74	(Hex)
CORE INSTRUCT					OPCODE	Branch On FP True Branch On FP False			if(FPcond)PC=PC+4+BranchA if(!FPcond)PC=PC+4+BranchA		
NAME, MNEMC		FOR- MAT			/ FUNCT	Divide	div		Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt		0//
			(0)		(Hex)	Divide Unsigned	divu		Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt		
Add	add		R[rd] = R[rs] + R[rt]		0 / 20 _{hex}	FP Add Single	add.s		F[fd] = F[fs] + F[ft]	. (-)	11/10/-
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}	FP Add	add.d		${F[fd],F[fd+1]} = {F[fs],F[fs+$	1]} +	11/11/-
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}	Double			{F[ft],F[ft+		
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}		c.x.s*	FR	FPcond = (F[fs] op F[ft]) ? 1 : 0)	11/10/-
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}	FP Compare Double	c.x.d*	FR	FPcond = $(\{F[fs], F[fs+1]\})$ op $\{F[ft], F[ft+1]\}$) ? 1	. 0	11/11/-
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c _{hex}		orle) (op is	==, <, or <=) (y is 32, 3c, or 3e)		
			if(R[rs]==R[rt])				div.s	FR	F[fd] = F[fs] / F[ft]		11/10/-
Branch On Equal	beq	1	PC=PC+4+BranchAddr	(4)	4 _{hex}	FP Divide	div d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+}$	1]} /	11/11/-
Door of On Not Found	.15	ī	if(R[rs]!=R[rt])		5.	Double			{ [π], [π+	1]}	
Branch On Not Equa	Tone	1	PC=PC+4+BranchAddr	(4)	5 _{hex}				F[fd] = F[fs] * F[ft]	17) *	11/10/-
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}	FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+\{F[ft],F[ft+$	կ} * 11\	11/11/-
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}	FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]		11/10/-
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}	FP Subtract		r.	${F[fd],F[fd+1]} = {F[fs],F[fs+]}$	1]} -	
	-		$R[rt] = \{24'b0, M[R[rs]]$			Double	sub.d	FR	{F[ft],F[ft+	1])	11/11/-
Load Byte Unsigned	lbu	I	+SignExtImm](7:0)}	(2)	24 _{hex}	Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm]	(2)	31//
Load Halfword	11:	т	$R[rt]=\{16'b0,M[R[rs]]$	` '	25	Load FP	ldc1	I	F[rt]=M[R[rs]+SignExtImm];	(2)	35//
Unsigned	lhu	1	+SignExtImm](15:0)}	(2)	$25_{ m hex}$	Double Move From Hi			F[rt+1]=M[R[rs]+SignExtImm	+4]	0 //
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30_{hex}	Move From Hi Move From Lo	mfhi mflo	R R	R[rd] = Hi R[rd] = Lo		0 //
Load Upper Imm.	lui	I	R[rt] = {imm, 16'b0}		f_{hex}	Move From Control		R	R[rd] = Lo R[rd] = CR[rs]		10 /0/-
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}	Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$		0//
Nor	nor		$R[rd] = \sim (R[rs] \mid R[rt])$	(2)	0 / 27 _{hex}	Multiply Unsigned			$\{Hi,Lo\} = R[rs] * R[rt]$	(6)) 0//
						Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt		0//-
Or	or		$R[rd] = R[rs] \mid R[rt]$		0 / 25 _{hex}	Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt]		39//-
Or Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)	d _{hex}	Store FP	sdc1	I	M[R[rs]+SignExtImm] = F[rt];		3d//-
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2a _{hex}	Double			M[R[rs]+SignExtImm+4] = F[rection = F[re	t+1]	
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1	: 0(2)	a_{hex}	FLOATING-POINT	T INSTE	RUC	TION FORMATS		
Set Less Than Imm.	sltiu	ī	R[rt] = (R[rs] < SignExtImm)		b _{hex}	FR opcode	f	mt	ft fs f	fd	funct
Unsigned	31010	1	? 1 : 0	(2,6)			26 25	2	21 20 16 15 11 10	6.5	5
Set Less Than Unsig	.sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0		0 / 2b _{hex}	FI opcode	f	mt	ft imm	nediate	
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}	31	26 25	2	21 20 16 15		
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}	PSEUDOINSTRU	CTION	SET			
G. D.			M[R[rs]+SignExtImm](7:0) =			NAM		о <u>-</u> .		RATIO	N
Store Byte	sb	I	R[rt](7:0)	(2)	28 _{hex}	Branch Less Th	nan		blt $if(R[rs] < R[rt])$	PC = La	abel
Store Conditional	sc	ī	M[R[rs]+SignExtImm] = R[rt];		38 _{hex}	Branch Greater			bgt $if(R[rs]>R[rt])$		
Store Conditional	30	1	R[rt] = (atomic) ? 1 : 0	(2,7)	oonex	Branch Less Th Branch Greater			ble $if(R[rs] \le R[rt])$ al bge $if(R[rs] \ge R[rt])$		
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) =	(2)	29 _{hex}	Load Immediate		Equa	li R[rd] = immedi		Lauci
			R[rt](15:0)	(2)		Move			move $R[rd] = R[rs]$		
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)		REGISTER NAME	E. NIIM	BFP	, USE, CALL CONVENTION		
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	0 / 22 _{hex}				DDECI	ERVED	ACROS
Subtract Unsigned	subu		R[rd] = R[rs] - R[rt]		0 / 23 _{hex}	NAME NU	JMBER		USE	A CAI	
			se overflow exception	1	,	\$zero	0	The	Constant Value 0	N.A	
			$Imm = \{16\{immediate[15]\}, imm$ $Imm = \{16\{ih'0\}, immediate\}\}$	iediate)	}	Sat	1	Ass	embler Temporary	No	
			$Imm = \{ 16\{1b'0\}, immediate \}$ $Addr = \{ 14\{immediate[15]\}, immediate[15]\}$	ediate '	2'b0 }	\$v0-\$v1	2-3		ues for Function Results	No	
			$dr = \{ PC+4[31:28], address, 2'1 \}$,				Expression Evaluation		
	(6) Ope	erand	s considered unsigned numbers (v	/s. 2's c		\$a0-\$a3	4-7		uments	No	
			est&set pair; R[rt] = 1 if pair atom	iic, 0 if	not atomic		8-15		nporaries	No	
	ION FO	RMA	NTS .				16-23 24-25		ed Temporaries	Yes	
BASIC INSTRUCT	rs	s	rt rd sham	ıt	funct		24-25		nporaries erved for OS Kernel	No	
BASIC INSTRUCT R opcode		21	20 16 15 11 10	6.5	0	\$KU-\$K1 2	26-27		bal Pointer	Yes	
R opcode	26 25		rt immed	diate		\$gp \$sp	29		ck Pointer	Yes	
R opcode	26 25	S	It illilliet								
R opcode I opcode			20 16 15		0						
R opcode I opcode	rs				0	\$fp \$ra	30	Fran	me Pointer urn Address	Yes	3

Appendix A: MIPS Green Card (Page 2)

PCOD	ES, BASI	CONVER	SION. A	SCIIS	SYMB	OLS		(3)	
	(1) MIPS		,,,		Hexa-	ASCII Char-	n .	Hexa-	ASCII
opcode	funct	funct	Binary		deci-	Char-	Deci-	deci-	Char-
31:26)	(5:0)	(5:0)	Dinary	mal	mal	acter	mal	mal	acter
(1)	sll	add.f	00 0000	0	0	NUL	64	40	(a)
(1)	211		00 0000	1	1	SOH	65	41	A
		sub.f	00 0001	2	2	STX	66	42	В
j	srl	mul.f		3				43	C
jal	sra	div.f	00 0011		3	ETX	67		
beq	sllv	sqrt.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	Е
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	Н
addiu	jalr		00 1001	9	9	HT	73	49	I
slti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	С	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
	mfhi		01 0000	16	10	DLE	80	50	P
(2)	mthi		01 0001	17	11	DC1	81	51	Q
(-)	mflo	movz.f	01 0001	18	12	DC2	82	52	R
	mtlo		01 0010	19	13	DC2 DC3	83	53	S
	IIILIO	movn.f	01 0111	20	14	DC3	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
	mult		01 1000	24	18	CAN	88	58	X
	multu		01 1001	25	19	EM	89	59	Y
	div		01 1010	26	1a	SUB	90	5a	Z
	divu		01 1011	27	1b	ESC	91	5b	1
			01 1100	28	1c	FS	92	5c	
			01 1101	29	1d	GS	93	5d	
			01 1110	30	1e	RS	94	5e	j
							95		
			01 1111	31	1f	US		5f	-
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	
lh	addu	$\operatorname{cvt.d} f$	10 0001	33	21	!	97	61	a
lwl	sub		10 0010	34	22		98	62	b
lw	subu		10 0011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	,	103	67	g
sb			10 1000	40	28	(104	68	h
sh			10 1000	41	29		105	69	i
swl	slt		10 1001	42	29 2a)	103	6a	
						+			j Ir
SW	sltu		10 1011	43	2b	+	107	6b	k
							100		
			10 1100	44	2c	,	108	6c	1
			10 1101	45	2d		109	6d	m
swr			10 1101 10 1110	45 46	2d 2e	, -	109 110	6d 6e	
swr cache			10 1101 10 1110 10 1111	45 46 47	2d	, - /	109	6d	m
	tge	c.f.f	10 1101 10 1110	45 46	2d 2e	, -	109 110	6d 6e	m n
cache	tge tgeu		10 1101 10 1110 10 1111	45 46 47	2d 2e 2f	, - /	109 110 111	6d 6e 6f	m n o
cache 11	-	c.un.f	10 1101 10 1110 10 1111 11 0000	45 46 47 48	2d 2e 2f 30	, / 0	109 110 111 112	6d 6e 6f 70	m n o
cache 11 1wc1 1wc2	tgeu tlt	c.un.f c.eq.f	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010	45 46 47 48 49	2d 2e 2f 30 31	, - / 0 1	109 110 111 112 113	6d 6e 6f 70 71	m n o p q r
cache 11 1wc1 1wc2	tgeu tlt tltu	c.un.f c.eq.f c.ueq.f	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0011	45 46 47 48 49 50 51	2d 2e 2f 30 31 32 33	, , , , , , , , , , ,	109 110 111 112 113 114 115	6d 6e 6f 70 71 72 73	m n o p q r s
cache 11 1wc1 1wc2 pref	tgeu tlt	c.un.f c.eq.f c.ueq.f c.olt.f	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0110	45 46 47 48 49 50 51 52	2d 2e 2f 30 31 32 33	, , , 0 1 2 3 4	109 110 111 112 113 114 115	6d 6e 6f 70 71 72 73	m n o p q r s
cache ll lwc1 lwc2 pref ldc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0100 11 0101	45 46 47 48 49 50 51 52 53	2d 2e 2f 30 31 32 33 34 35	, , , 0 1 2 3 4 5	109 110 111 112 113 114 115 116 117	6d 6e 6f 70 71 72 73 74 75	m n o p q r s
cache 11 1wc1 1wc2 pref	tgeu tlt tltu	c.un.f c.eq.f c.ueq.f c.olt.f c.ult.f c.ole.f	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0110 11 0101 11 0101 11 0110	45 46 47 48 49 50 51 52 53 54	2d 2e 2f 30 31 32 33 34 35 36	, , , , 0 1 2 3 4 5 6	109 110 111 112 113 114 115 116 117 118	6d 6e 6f 70 71 72 73 74 75 76	m n o p q r s t u v
cache 11 1wc1 1wc2 pref 1dc1 1dc2	tgeu tlt tltu teq	c.un.f c.eq.f c.ueq.f c.olt.f c.ult.f c.ule.f	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0101 11 0101 11 0110 11 0110 11 0111	45 46 47 48 49 50 51 52 53 54 55	2d 2e 2f 30 31 32 33 34 35 36 37	, , , 0 1 2 3 4 5 6 7	109 110 111 112 113 114 115 116 117 118 119	6d 6e 6f 70 71 72 73 74 75 76 77	m n o p q r s t u v w
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc	tgeu tlt tltu teq	c.un.f c.eq.f c.ueq.f c.olt.f c.ult.f c.ole.f c.ule.f	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0110 11 0101 11 0110 11 0111 11 0110	45 46 47 48 49 50 51 52 53 54 55	2d 2e 2f 30 31 32 33 34 35 36 37	, , , 0 1 2 3 4 5 6 7	109 110 111 112 113 114 115 116 117 118 119	6d 6e 6f 70 71 72 73 74 75 76 77	m n o p q r s t u v w x
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc swc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.ulef	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0101 11 0101 11 0110 11 0111 11 11000 11 1001	45 46 47 48 49 50 51 52 53 54 55 56	2d 2e 2f 30 31 32 33 34 35 36 37 38 39	, , , , , , , , , , , , , , , , , , ,	109 110 111 112 113 114 115 116 117 118 119 120 121	6d 6e 6f 70 71 72 73 74 75 76 77	m n o p q r s t u v w x y
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.nglef c.seqf	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0010 11 0101 11 0110 11 0111 11 0110 11 1010 11 1000 11 1001	45 46 47 48 49 50 51 52 53 54 55 56 57 58	2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a	, , , 0 1 2 3 4 5 6 7	109 110 111 112 113 114 115 116 117 118 119 120 121 122	6d 6e 6f 70 71 72 73 74 75 76 77 78 79 7a	m n o p q r s t u v w x y z
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc swc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.nglef c.seqf	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0101 11 0101 11 0110 11 0111 11 11000 11 1001	45 46 47 48 49 50 51 52 53 54 55 56	2d 2e 2f 30 31 32 33 34 35 36 37 38 39	, , , , 0 1 2 3 4 5 6 6 7 8 9	109 110 111 112 113 114 115 116 117 118 119 120 121	6d 6e 6f 70 71 72 73 74 75 76 77 78 79 7a 7b	m n o p q r s t u v w x y
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc swc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.nglef c.seqf c.seqf	10 1101 10 1110 10 1111 11 0000 11 0001 11 0010 11 0010 11 0101 11 0110 11 0111 11 0110 11 1010 11 1000 11 1001	45 46 47 48 49 50 51 52 53 54 55 56 57 58	2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a	, , , , , , , , , , , , , , , , , , ,	109 110 111 112 113 114 115 116 117 118 119 120 121 122	6d 6e 6f 70 71 72 73 74 75 76 77 78 79 7a 7b	m n o p q r s t u v w x y z
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc swc1 swc2	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.nglef c.seqf c.nglf c.nglf	10 1101 10 1110 11 1110 11 0000 11 0001 11 0011 11 0101 11 0110 11 0110 11 0111 11 11000 11 1001 11 1010 11 1011 11 1010 11 1011	45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a 3b 3c	, , , , 0 1 2 3 4 5 6 6 7 8 9	109 110 111 112 113 114 115 116 117 118 119 120 121 122 123	6d 6e 6f 70 71 72 73 74 75 76 77 78 79 7a 7b	m n o p q r s t u v w x y z {
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc swc1 swc2 sdc1	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.nglef c.seqf c.nglf c.tltf c.ngef	10 1101 10 1110 11 10 1111 11 0000 11 0001 11 0010 11 0101 11 0101 11 0110 11 0111 11 1000 11 1001 11 1010 11 1010 11 1010 11 1010 11 1010 11 1010 11 1010	45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61	2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a 3b 3c 3d	, - - 0 1 2 3 4 5 6 7 8 9 :	109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125	6d 6e 6f 70 71 72 73 74 75 76 77 78 79 7a 7b 7c 7d	m n o p q r s t u v w x y z
cache 11 1wc1 1wc2 pref 1dc1 1dc2 sc swc1 swc2	tgeu tlt tltu teq	c.unf c.eqf c.ueqf c.oltf c.ultf c.olef c.ulef c.sff c.nglef c.seqf c.nglf c.nglf	10 1101 10 1110 11 1110 11 0000 11 0001 11 0011 11 0101 11 0110 11 0110 11 0111 11 11000 11 1001 11 1010 11 1011 11 1010 11 1011	45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	2d 2e 2f 30 31 32 33 34 35 36 37 38 39 3a 3b 3c	, , , , 0 1 2 3 4 5 6 7 8 9 ;	109 110 111 112 113 114 115 116 117 118 119 120 121 122 123	6d 6e 6f 70 71 72 73 74 75 76 77 78 79 7a 7b	m n o p q r s t u v w x y z {


(1) opcode(31:26) == 0(2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f$ = s (single); if $fmt(25:21) = 17_{ten} (11_{hex}) f = d (double)$

IEEE 754 FLOATING-POINT 4 STANDARD IEEE 754 Symbols Exponent Object Fraction $(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ 0 ± 0 ± Denorm where Single Precision Bias = 127, 1 to MAX - 1 anything ± Fl. Pt. Num. Double Precision Bias = 1023. MAX IEEE Single Precision and MAX **≠**0 NaN S.P. MAX = 255, D.P. MAX = 2047 **Double Precision Formats:** Exponent Fraction Exponent Fraction MEMORY ALLOCATION STACK FRAME Higher \$sp → 7fff fffc_{hex} Memory Argument 6 Addresses Argument 5 Saved Registers Stack Dynamic Data \$gp **→**1000 8000_{hex} Grows Static Data Local Variables 1000 0000_{hex} \$sp. Lower pc →0040 0000_{he} Addresses Reserved

DATA ALIGNMENT

Double Word										
	Wo	rd		Word						
Halfv	vord	Half	word	Hal	fword	Half	word			
Byte Byte		Byte	Byte	Byte Byte		Byte	Byte			
0 1 2 3 4 5 6 7										

Value of three least significant bits of byte address (Big Endian)



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Number	Name		Number	Name	
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception	10	RI	Reserved Instruction
4	Auel	(load or instruction fetch)	10	KI	Exception
5	AdES	Address Error Exception	11	CpU	Coprocessor
3		(store)	11	Сро	Unimplemented
-	IBE	Bus Error on	12	Ov	Arithmetic Overflow
6		Instruction Fetch	12	OV	Exception
7	DBE	Bus Error on	13	Tr	Trap
/		Load or Store	13	11	пар
8	Sys	Syscall Exception	15	FPE	Floating Point Exceptio
		*			

SIZE PREFIXES (10^x for Disk, Communication; 2^x for Memory)

		PRE-		PRE-		PRE-		PRE-
	SIZE	FIX	SIZE	FIX	SIZE	FIX	SIZE	FIX
	$10^3, 2^{10}$	Kilo-	$10^{15}, 2^{50}$	Peta-	10-3	milli-	10 ⁻¹⁵	femto-
	$10^6, 2^{20}$	Mega-	$10^{18}, 2^{60}$	Exa-	10-6	micro-	10-18	atto-
	$10^9, 2^{30}$	Giga-	$10^{21}, 2^{70}$	Zetta-	10 ⁻⁹	nano-	10-21	zepto-
	$10^{12}, 2^{40}$	Tera-	$10^{24}, 2^{80}$	Yotta-	10-12	pico-	10-24	yocto-
Т	he eymbol	for each	profiv ic inc	et ite firet	letter o	vcent II	ie mead	for micro

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

Appendix B: Helper sheet for Question 8

Question 8: (Control signals for addi)

Instruction	RegDst (1 bit)	ALUSrc (1 bit)	MemtoReg (1 bit)	RegWrite (1 bit)	MemRead (1 bit)	MemWrite (1 bit)	Branch (1 bit)	ALUctrl [*] (4 bits)
addi								

(This page is intentionally left blank. Feel free to use as you like.)