# 4190.308-002: Computer Architecture Final Exam December 18<sup>th</sup>, 2019 Professor Jae W. Lee

# **Solutions**

Student ID #:	
Name:	

This is a closed book, closed notes exam.

120 Minutes

xxx Pages

(+ 4 Appendix Pages)

#### Notes:

- Please turn off all of your electronic devices (phones, tablets, notebooks, netbooks, and so on). A clock is available on the lecture screen.
- Please stay in the classroom until 30 minutes before the end of the examination.
- You must not discuss the exam's contents with other students during the exam.
- You must not use any notes on papers, electronic devices, desks, or part of your body.
- "RISC-V Reference sheet" is provided at the end of this exam; use it as you need.

(This page is intentionally left blank. Feel free to use as you like.)

# Part A: Short Answers (24 points)

#### Question 1 (24 points)

아래 단답형 문제에 답하시오. 답을 설명할 필요는 없으며, 정답은 각각 4점 부여, (1)-(4)번 문제의 경우 오답은 4점 감점함.

(1) 파이프라인 프로세서 precise exception을 구현할 때, 여러 명령어가 동시에 exception을 발생시킬 경우 프로그램 순서상 가장 이른 (oldest) 명령어가 가장 높은 우선순위를 갖는다. (True/False)

#### TRUE


(2) Invalidation 기반 cache coherence protocol에서는 store 명령을 실행할 때, 먼저 그 block에 대한 exclusive access를 확보한다. (True/False)

#### TRUE

(3) Vector 아키텍처는 SIMD Extension(예: AVX-256등)과 달리 variable length vector를 지원한다. (True/False)

#### TRUE

(4) 아래의 그림은 3개의 다른 multi-threading 기법의 명령어 스케줄을 비교한다. 여기서 4개의 쓰레드의 명령어는 각기 다른 색깔로 표현되어 있다. (a)-(c) 각각의 기법을 무엇이라고 부르는가?



(5)(8 points) GPU 아키텍처의 특징을 간략히 요약하시오. (3 bullet 내외)

A lot of simple cores, Shared instruction stream among fragments (work items) — SIMT 모델, Hiding memory stalls by zero-latency context switching

# Part B: Instruction-Level Parallelism (32 points)

#### Question 2 (32 points)

정훈은 성능이 불만족스러운 아래의 C코드를 어셈블리 수준에서 최적화하려고 한다.

```
long *laxpy(long *X, long *Y, long a, size_t length)
{
    for(size_t i = 0 ; i < length ; i++)
    {
        Y[i] = a * X[i] + Y[i];
    }
    return Y;
}</pre>
```

주어진 하드웨어의 사양은 다음과 같다.

- Static dual-issue RISC-V CPU
- 모든 명령어의 수행 시간은 1 사이클
- Load-use hazard를 해결하는데 추가적으로 1 사이클(bubble)이 필요
- (1) 아래 어셈블리 코드는 위의 코드를 컴파일해서 얻은 결과이다. Loop body(#Loop start ··· end) 1 iteration의 스케줄로 표를 채우고, cycles per iteration을 구하시오. Loop iteration간 overlap은 없다고 가정한다. (필요시 부록 B의 표를 사용해도 무방함.)

```
\#a0 = X, a1 = Y, a2 = a, a3 = length
AXPY:
xor t0, t0, t0
                  # use t0 as i
beq t0, a2, OUT
LOOP:
                  # Loop start
ld t1, 0(a0)
                  # t1 = X[i]
ld t2, 0(a1) # t2 = Y[i]
mul t1, t1, a2  # t1 = a * X[i]
add t1, t2, t1  # t1 = Y[i] + a * X[i]
sd t1, 0(a1)  # Y[i] = t1
addi t0, t0, 1 # i += 1
addi a0, a0, 8 # X += 1
               # Y += 1
addi a1, a1, 8
bne t0, a3, LOOP # Loop end
OUT:
# Return to caller
```

	ALU/Branch	Load/Store	Cycle
LUUP:		ıα τι, υ(aυ)	.1
		IO τ2, ν(al)	2
	muı tı, tı, az		3
	add ti, tz, ti		4
	ασαι τυ, τυ, ι	sα tı, ν(aı)	C
	addi au, au, &		р
	addi ai, ai, 8		1
	one to, as, LUUP		ď
			א
			ΊU

Cycles per iteration = 8 사이클

(2) 위의 루프를 Unrolling factor=2로 loop unrolling만을 적용한 코드를 작성하고, cycles per iteration을 구하시오. 원래의 register allocation을 유지해야하며, register renaming은 불헌한다.

```
\# a0 = X, a1 = Y, a2 = a, a3 =length
AXPY:
xor t0, t0, t0
                  # use t0 as i
beq t0, a2, OUT
LOOP:
                  # Loop start
ld t1, 0(a0)
ld t2, 0(a1)
mul t1, t1, a2
add t1, t2, t1
sd t1, 0(a1)
ld t1, 8(a0)
ld t2, 8(a1)
mul tí, tì, a2
add t1, t2, t1
sd t1, 8(a1)
addi t0, t0, 2
addi a0, a0, 16
addi a1, a1, 16
bne t0, a3, LOOP # Loop end
```

OUT: # Return to caller.

	ALU/Branch	Load/Store	Cycle
LUUP:		Iα τι, υ(aυ)	7
		10 T2, Θ(a1)	2
	muı tı, tı, az		3
	add ti, tz, ti		4
		sα τι, ω(aı)	5
		τα τι, ε(αυ)	р
		10 τ2, 8(a1)	1
	muı tı, tı, az		ŏ
	add t1, t2, t1		Э
	add1 t0, t0, Z	sa ti, 8(ai)	10
	addi au, au, ib		11
	addi ai, ai, ib		12
	one to, as, LOUP		13
			14
			15
			10

Cycles per iteration: 13 cycles/2 iterations = 6.5

(3) 2번의 코드에 Register renaming 기법을 적용하여 코드를 업데이트하고, cycles per iteration을 새로 구하시오 (Register renaming 이외의 기법은 허용되지 않음. 필요하다면 부록 B를 활용하시오).

```
#a0 = X, a1 = Y, a2 = a, a3 =length
AXPY:
xor t0, t0, t0 #Index

beq t0, a2, OUT
LOOP:
ld t1, 0(a0)
ld t2, 0(a1)

mul t1, t1, a2
ld t3, 8(a0)

add t1, t2, t1
```

```
Id t4, 8(a1)

mul t3, t3, a2
sd t1, 0(a1)

add t3, t4, t3
sd t3, 8(a1)

addi t0, t0, 2
addi a0, a0, 16
addi a1, a1, 16

bne, t0, a3, LOOP
OUT:
#Return to caller.
```

	ALU/Branch	Load/Store	Cycle
LUUP:		1α t1, υ(aυ)	1
		10 τ2, Θ(a1)	
	muı tı, tı, az	1α τ3, 8(a0)	3
	add ti, tz, ti	10 T4, δ(a1)	4
	muı t3, t3, a2	sα τι, ν(aι)	5
	aαα τ3, τ4, τ3		ь
	aααι τυ, τυ, ∠	sa t3, 8(a1)	1
	addi au, au, ib		ŏ
	add1 a1, a1, 16		Э
	one to, as, LUUY		10
			7.7
			ΊZ
			13
			14


	15
	16

Cycles per iteration: 10 cycles/2 iterations = 5

# Part C: Caches (44 points)

#### **Question 3 (12 points)**

다음 그림은 Virtually-addressed, physically-tagged 캐쉬 구조를 나타낸 것이다.



다음 세 가지 각각의 경우에 대해 접근 순서를 나열하시오.

(1) TLB hit, cache hit

$$1 \rightarrow 2 \rightarrow 3 \rightarrow 5 \rightarrow 6$$

(2) TLB miss, cache hit (for all memory accesses)

(3) TLB miss, cache miss (for all memory accesses)

$$1 \rightarrow 2 \rightarrow 4 \rightarrow 8 \rightarrow 7 \rightarrow 3 \rightarrow 5 \rightarrow 9 \rightarrow 10 \rightarrow 6$$


#### **Question 4 (32 points)**

다음의 캐쉬 및 페이지 크기를 가정하시오.

- Cache block size = 8 bytes / block
- Cache size = 64 bytes (8 blocks)
- Page size = 16 bytes
- (1) Virtually addressed, physically addressed 캐쉬의 동작을 두 개의 다른 구조에서 비교하고자 한다(direct-mapped cache, 2-way setassociative cache). 0x34라는 virtual (byte) address를 cache에 mapping할 때, 이 block이 할당 될 수 있는 모든 cache block을 나열하시오. 이를 위해, 아래 주어진 표를 채우시오. (9점)

Index	8 bytes
0	А
1	В
2	С
3	D
4	E
5	F
6	G
7	Н

(A) Direc	t-mapped	Cache



(B) 2-way Set-associative Cache

기본: 1점 한 칸당 2점

	Virtually addressed	Physically addressed
Direct-mapped (A)	G	A, C, E, G
2-way Set-associative (B)	C, G	A, C, E, G

(2) 다음은 (1)번에 나와있는 virtually addressed physically tagged, 2-way set-associative cache 의 작동 방법에 대해 알아본다. Cache와 TLB의 initial snapshot은 아래와 같다. Replacement policy 는 Least Recently Used (LRU)를 가정하시오. (Cache에는 valid bit (V)와 tag만, TLB에는 PPN과 VPN만 표기하였다.) (16점)

Index	V	Tags (way0)	V	Tags (way1)
0	1	0x45	0	
1	1	0x3D	0	
2	1	0x1D	0	
3	0		0	

#### Initial cache tag states (8 blocks)

VPN	PPN	VPN	PPN
0x0	0×0A	0x10	0x6A
0x1	0x1A	0x20	0x7A
0x2	0x2A	0x30	0x8A
0x3	0x3A	0x40	0x9A
0×5	0x4A	0x50	0xAA
0x7	0x5A	0x70	0xBA

TLB states (12 entries)

다음과 같은 address sequence가 주어졌을 때 캐쉬의 마지막 상태는 어떻게 되는가? 아래 표를 채우시오. 주소는 hexadecimal로 표시 하시오.

**Address sequence:** 0x34 -> 0x38 -> 0x50 -> 0x54 -> 0x208 -> 0x20C -> 0x74 -> 0x54

Index	V	Tags (way0)	V	Tags (way1)
0	1	0x45	0	
1	1	0x3D	0	
2	1	0x2D	1	0x25
3	1	0x1D	0	

#### 각 칸 당 2점

(3) Cache hit은 1 cycle, cache miss 는 16 cycle이 걸린다고 할 때, (2)에서의 8개 word의 address sequence에 대한 average memory access time(AMAT)은 얼마인가? (7점)

hit/miss 개수: 1점씩, cycle: 5점

0x34 (hit: index 2)

-> 0x38 (miss: index 3)

-> 0x50 (miss: index 2)

-> 0x54 (hit: index 2)

-> 0x208 (hit: index 1)

-> 0x20C (hit: index 1)

-> 0x74 (miss: index 2)

-> 0x54 (hit: index 2)

Hit은 5개, Miss는 3개 Average memory access time = 1 + 3/8 \* 16 = 7 cycles

# Part D: Dependability (20 points)

#### Question 5 (20 points)

아래 그림은 8-bit data를 protect 하기 위한 12-bit Hamming SEC(Single-Error Correction) 코드의 인코딩을 보여준다.

Bit position	1	2	3	4	5	6	7	8	9	10	11	12
Encoded data bits	p1	p2	d1	p4	d2	d3	d4	p8	d5	d6	d7	d8

Even parity를 가정하고, 아래 물음에 답하시오.

(1) Parity bit p4가 커버하는 모든 code bit(d1-d8, p1-p4)을 나열하시오.

p4, d2, d3, d4, d8

(2) 읽어낸 12-bit 코드의 값이 0x345라고 하자. 이 코드가 전송하는 8-bit 데이터 값은 얼마인가? (d1이 MSB, d8이 LSB라 가정) 필요하면 error correction을 적용하시오.

 $0x345 = 0011\ 0100\ 0101$ 

따라서, p8p4p2p1=0111, 즉 7번 bit(d4)에서 error가 발생하였다. 이를 수정하면,

 $0011\ 01\mathbf{1}0\ 0101 = 0x365$ 

여기서 d1-d8 비트열을 추출하면 1011 0101이 되므로, 원래 8-bit 데이터는 0xb5.

# Part E: Virtual Memory (32 points)

#### **Question 6 (32 points)**

최신 CPU 아키텍처는 TLB miss를 줄이기 위해 multiple page size를 지원한다. 정훈은 주어진 CPU에서 huge page와 regular page를 사용하였을 때, 성능 차이를 대해 평가하고자 한다. 평가하려는 CPU의 사양은 다음과 같다.

- 36-bit virtual address space, 32-bit physical address space
- 8-byte Page Table Entry (PTE)
- 1-level page table covering the entire virtual address space
- 4KB regular page, 4MB huge page
- Data-TLB (D-TLB) holds 64 PTEs with FIFO replacement policy.
- No consideration for Instruction-TLB (I-TLB).

성능을 평가하기 위해 사용하는 프로그램은 다음과 같다.

```
char A[1048576]; // 1MB array
char B[1048576]; // 1MB array
char C[1048576]; // 1MB array

for(int i=0; i<1048576; i++)
   C[i] = A[i] + B[i];</pre>
```

A, B, C는 physical memory상의 연속된 공간에 존재하는 것으로 가정한다. 즉, 다음의 두 가지 virtual-to-physical address mapping을 비교한다.

- 4KB page: A, B, C는 768개의 4KB page를 사용
- 4MB page: A, B, C는 1개의 4MB page를 사용
- (1)다음은 4KB 페이지에 대해 virtual address breakdown을 보여준다.

Virtual Page Number (VPN) Page Offset

같은 방식으로 4MB 페이지에 대한 virtual address breakdown을 보이시오.

Virtual Page Number (VPN) Page Offset

(2) Page Table Overhead (PTO) 는 다음과 같이 정의한다.

# $PTO = \frac{Physical\ memory\ that\ is\ allocated\ to\ page\ tables}{Physical\ memory\ that\ is\ allocated\ to\ data\ pages}$

위의 프로그램에서 4MB 페이지를 사용할 때와 4KB 페이지를 사용할 때의 PTO를 각각 구하시오.

4KB: 42.3, 4MB: 1/32

(3) Page Fragmentation Overhead (PFO) 는 다음과 같이 정의한다.

#### PFO.

 $= \frac{Physical\ memory\ that\ is\ allocated\ to\ data\ pages\ but\ is\ never\ ac}{Physical\ memory\ that\ is\ allocated\ to\ data\ pages\ and\ is\ access}$ 

위의 프로그램에서 4MB 페이지를 사용할 때와 4KB 페이지를 사용할 때의 PFO를 각각 구하시오.

4KB: 0, 4MB: 1/3

(4)주어진 프로그램에서 4MB 페이지를 사용할 때와 4KB 페이지를 사용할 때의 TLB miss 횟수를 구하시오.

4KB: 768, 4MB: 1

- (5)주어진 프로그램에서 4MB 페이지를 사용할 때와 4KB 페이지를 사용할 때의 성능 차이와 가장 가까운 것을 고르고, 그 이유에 대해 서술하시오.
  - a)1.01배 b) 10배 c) 1,000배 d) 1,000,000배
    - a) 메모리 접근 4K번에 TLB 미스 한번 정도 일어나므로 1.01배는 충분히 reasonable함

# Part F: Parallel Architectures (48 points)

#### **Question 7 (12 points)**

윤호는 병렬 프로그램 X를 작성하였다. 이 프로그램 실행시간중 병렬로 처리되는 시간의 비율은 40%이다. (P=0.4)

(1)윤호는 컴퓨터구조 수업을 들었기 때문에, 프로그램 X의 병렬성은 매우 효율적이다. 즉, N개의 코어를 사용할 때, N배의 ideal speedup을 자랑한다. 이때, 2-코어와 16-코어에서 전체 프로그램의 speedup은 각각 얼마인가? (8점)

$$Speedup_{4-core} = \frac{1}{0.6 + \frac{0.4}{2}} = 1.25$$

$$Speedup_{16-core} = \frac{1}{0.6 + \frac{0.4}{16}} = 1.6$$

(2)프로그램 X가 병렬처리를 통해 달성할 수 있는 speedup의 upper bound (Amdahl's Limit)는 얼마인가? (4점)

$$\frac{1}{0.6}$$
 = 1.67

#### **Question 8 (16 points)**

64명의 학생의 시험점수가 val[] array에 저장되어 있을 때, 최고득점(Top-1)을 찾는 병렬 프로그램을 작성하고자 한다. 다음 물음에 답하여라.

(1)더 빠른 계산을 위해 64-프로세서 병렬처리를 도입한다. val[] array는 shared memory에 할당되어 있음을 가정하고, 실행을 O(log<sub>2</sub>N) 복잡도(N=64)로 마칠수 있는 다음 병렬 코드를 완성하시오. 단, half, Pn은 각 프로세서의 local variable이며, Pn은 Processor ID(0-63) 값을 가지고 있다. (13점)

# 병렬 6점

#### 나머지 2점씩

```
half = 64;
do
    synch();

half = half/2; /* dividing line on who compares */
if (Pn < half)
    if (val[Pn] < val[Pn+half]) val[Pn] = val[Pn+half];


while (half > 1);
```

(2) 만약 (1)번 코드에서 synch()함수의 역할은 무엇이며, 이 함수가 없을 경우 어떤 문제가 발생하는가? (3점)

synch()는 barrier sync primitive. half = 2의 0번째 index가 실행된 후에 half = 4의 뒤에 연산이 실행될 수도 있다.

#### Question 9 (20 points)

어느 회사에서 딥러닝 가속을 위한 프로세서인 NPUv1 (Neural Processing Unit version 1)에 대한 Roofline 분석을 아래와 같이 수행하였다. 해당 NPU에서 딥러닝 프로그램을 실행하였을 때, 그래프에서 X로 표시된 위치 ( $10^3$ FLOP/byes)에 위치함을 확인하고, 이를 바탕으로 새로운 NPUv2를 제작하려고 한다. 이때 NPUv1과 NPUv2의 스펙은 아래 표와 같이 가정하고, 물음에 답하시오.




Roofline 그래프, 표시된 선은 NPUv1 의 Roofline을 나타냄.

	Frequency	# of PEs	DRAM bandwidth
NPUv1	500 MHz	2000	10 GB/s
NPUv2	2.5 GHz	?	100 GB/s

(1)주어진 NPUv2 스펙에서 주어진 딥러닝 응용의 최적 성능을 달성하기 위해 몇개의 Processing Elements (PE)가 필요한가? NPUv2에서 모델이 사용하는 off-chip memory 접근 패턴이 NPUv1과 동일하고, 1개의 PE는 매 clock cycle 당 1개의 부동소수점 연산(FLOP)을 수행할 수 있음을 가정하시오. (10점) 100000 = 2.5 \* 40000 따라서 40000개의 PEs 필점 답 틀리면 0점

(2)위 그래프에 NPUv2의 Roofline 그래프를 포개어 그리시오.(10점) 선 당 5 점



### Appendix A: RISC-V Reference Sheet (Page 1)

R/III	≺	ISC-V	Reference	Data	RV64M Multiply Extensi	on			
		GER INSTRUCTIONS, in al		Data			NAME	DESCRIPTION (in Veril	
MNEMONIC			DESCRIPTION (in Verilog)	NOTE	mul, mulw		MULtiply (Word)	R[rd] = (R[rs1] * R[rs2])(63	
add.addw		ADD (Word)	R[rd] = R[rs1] + R[rs2]	1)	mulh	R	MULtiply High	R[rd] = (R[rs1] * R[rs2])(12	
addi,addiw	1		R[rd] = R[rs1] + imm	1)	mulhu	R	MULtiply High Unsigned	R[rd] = (R[rs1] * R[rs2])(12	
and	R	AND	R[rd] = R[rs1] & R[rs2]	36	mulhsu div, divw	R R	DIVide (Word)	s R[rd] = (R[rs1] * R[rs2])(12 R[rd] = (R[rs1] / R[rs2])	27:64)
andi	I	AND Immediate	R[rd] = R[rs1] & imm		divu	R	DIVide (word)  DIVide Unsigned	R[rd] = (R[rs1] / R[rs2]) R[rd] = (R[rs1] / R[rs2])	
auipc	U	Add Upper Immediate to PC	R[rd] = PC + {imm, 12'b0}		rem, remw	R	REMainder (Word)	R[rd] = (R[rs1] % R[rs2])	
beq	SB	Branch EQual	if(R[rs1]==R[rs2)		remu, remuw	R	REMainder Unsigned	R[rd] = (R[rs1] % R[rs2])	
Noncon	on		PC=PC+{imm,1b'0}				(Word)		
bge	SB	Branch Greater than or Equal	11(R[rs1]>=R[rs2) PC=PC+{imm,1b'0}		RV64F and RV64D Float fld, flw	-	Point Extensions Load (Word)	F[rd] = M[R[rs1]+imm]	
bgeu	SB	Branch ≥ Unsigned	if(R[rs1]>=R[rs2)	2)	fsd, fsw	S	Store (Word)	M[R[rs1]+imm] = F[rd]	
			PC=PC+{imm,1b'0}	-,	fadd.s,fadd.d	R	ADD	F[rd] = F[rs1] + F[rs2]	
blt	SB	Branch Less Than	$if(R[rs1] \hspace{-0.5em}<\hspace{-0.5em} R[rs2)\ PC \hspace{-0.5em}=\hspace{-0.5em} PC \hspace{-0.5em}+\hspace{-0.5em} \{imm,1b'0\}$		faub.s, faub.d	R	SUBtract	F[rd] = F[rs1] - F[rs2]	
bltu	SB	Branch Less Than Unsigned	if(R[rs1] <r[rs2) pc="PC+{imm,1b'0}&lt;/td"><td>2)</td><td>fmul.s,fmul.d</td><td></td><td>MULtiply</td><td>F[rd] = F[rs1] * F[rs2]</td><td></td></r[rs2)>	2)	fmul.s,fmul.d		MULtiply	F[rd] = F[rs1] * F[rs2]	
bne	SB	441 (800) 440 C. S.	if(R[rs1]!=R[rs2) PC=PC+{imm,1b'0}		fdiv.s, fdiv.d	R	DIVide	F[rd] = F[rs1] / F[rs2]	
carro	I	Cont./Stat.RegRead&Clear	$R[rd] = CSR; CSR = CSR & \sim R[rs1]$		fsqrt.s,fsqrt.d	R	SQuare RooT	F[rd] = sqrt(F[rs1])	
csrrci	I	Cont./Stat.RegRead&Clear Imm	$R[rd] = CSR;CSR = CSR \& \sim imm$		fmadd.s,fmadd.d	R	Multiply-ADD	F[rd] = F[rs1] * F[rs2] + F[r	
csrrs	I	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR   R[rs1]		fmsub.s,fmsub.d	R	Multiply-SUBtract	F[rd] = F[rs1] * F[rs2] - F[rs2]	
csrrsi	i	Cont./Stat.RegRead&Set	R[rd] = CSR; CSR = CSR   imm		fnmadd.s,fnmadd.d		Negative Multiply-ADD	F[rd] = -(F[rs1] * F[rs2] +	
	177.0	Imm			fnmsub.s,fnmsub.d	R		t F[rd] = -(F[rs1] * F[rs2] - F[rs1]	
CSFEW	I	Cont./Stat.RegRead&Write	R[rd] = CSR; CSR = R[rs1]		fagnj.s,fagnj.d	R	SiGN source	$F[rd] = \{ F[rs2] < 63 >, F[rs1] < F[rd] = \{ (-F[rs2] < 63 >) F[rd] = \{ (-$	
csrrwi	I	Cont./Stat.Reg Read&Write	R[rd] = CSR; CSR = imm		fsgnjn.s,fsgnjn.d fsgnjx.s,fsgnjx.d	R R	Negative SiGN source Xor SiGN source	$F[rd] = \{ (\sim F[rs2] < 63 >), F[r] $ $F[rd] = \{ F[rs2] < 63 > \sim F[rs1] <$	
ohron!		Imm	Transfer control to 1.1		rodulwio'tadulwid	К	and order source	F[rs1]<62:0>}	-03-,
ebreak ecall	I	Environment BREAK Environment CALL	Transfer control to debugger		fmin.s,fmin.d	R	MINimum	F[rd] = (F[rs1] < F[rs2]) ? F	[rs1] : F[
fence	I	Synch thread	Transfer control to operating system Synchronizes threads		fmax.s, fmax.d	R	MAXimum	F[rd] = (F[rs1] > F[rs2]) ? F	[rs1] : F[
fence.i	I	Synch Instr & Data	Synchronizes writes to instruction		feq.s, feq.d	R	Compare Float EQual	R[rd] = (F[rs1] = F[rs2])?	
		Synch mad & Data	stream		flt.s,flt.d	R	Compare Float Less Than	R[rd] = (F[rs1] < F[rs2]) ? 1	
jal	UJ	Jump & Link	$R[rd] = PC+4; PC = PC + \{imm, 1b'0\}$		fle.s,fle.d	R		R[rd] = (F[rs1]<= F[rs2]) ?	1:0
jalr	I	Jump & Link Register	R[rd] = PC+4; PC = R[rs1]+imm	3)	fclass.s,fclass.d fmv.s.x,fmv.d.x	R	Classify Type	R[rd] = class(F[rs1])	
lb	I	Load Byte	R[rd] =	4)	fmv.x.s,fmv.x.d	R R	Move from Integer Move to Integer	F[rd] = R[rs1] R[rd] = F[rs1]	
11			{56'bM[](7),M[R[rs1]+imm](7:0)}		fcvt.s.d	R	Convert to SP from DP	F[rd] = single(F[rs1])	
lbu ld	I	Load Byte Unsigned	$R[rd] = \{56'b0,M[R[rs1]+imm](7:0)\}$		fcvt.d.s	R	Convert to DP from SP	F[rd] = double(F[rs1])	
lh	I	Load Doubleword Load Halfword	R[rd] = M[R[rs1]+imm](63:0)	4)	fcvt.s.w,fcvt.d.w		Convert from 32b Integer	F[rd] = float(R[rs1](31:0))	
	1	Load Hallword	R[rd] = {48'bM[](15),M[R[rs1]+imm](15:0)}	4)	fcvt.s.l,fcvt.d.l		Convert from 64b Integer	F[rd] = float(R[rs1](63:0))	
lhu	I	Load Halfword Unsigned	$R[rd] = \{48'b0,M[R[rs1]+imm](15:0)\}$			R	Convert from 32b Int	F[rd] = float(R[rs1](31:0))	
lui	Ü	Load Upper Immediate	R[rd] = {32b'imm<31>, imm, 12'b0}		fcvt.s.lu,fcvt.d.lu		Unsigned Convert from 64b Int	F[rd] = float(R[rs1](63:0))	
lw	I	Load Word	R[rd] =	4)			Unsigned	1 [10] - HORKK[181](05:0))	
	127		{32'bM[](31),M[R[rs1]+imm](31:0)}		fcvt.w.s,fcvt.w.d		Convert to 32b Integer	R[rd](31:0) = integer(F[rs1]	
lwu	I	Load Word Unsigned	$R[rd] = \{32'b0,M[R[rs1]+imm](31:0)\}$		fcvt.1.s,fcvt.1.d		Convert to 64b Integer	R[rd](63:0) = integer(F[rs1]	
or ori	R	OR I	R[rd] = R[rs1]   R[rs2]		fcvt.wu.s,fcvt.wu.d			R[rd](31:0) = integer(F[rs1]	
sb	S	OR Immediate	$R[rd] = R[rs1] \mid imm$ $M[R[rs1] \mid imm] (7:0) = R[rs2] (7:0)$		fcvt.lu.s,fcvt.lu.d		Convert to 64b Int Unsigned	R[rd](63:0) = integer(F[rs1])	D
sd	S	Store Byte Store Doubleword	M[R[rs1]+imm](7:0) = R[rs2](7:0) M[R[rs1]+imm](63:0) = R[rs2](63:0)		RV64A Atomtic Extensio amoadd.w,amoadd.d		ADD	R[rd] = M[R[rs1]],	
sh	S	Store Halfword	M[R[rs1]+imm](15:0) = R[rs2](15:0)					M[R[rs1]] = M[R[rs1]] + R[	[rs2]
sll,sllw	R	Shift Left (Word)	R[rd] = R[rs1] << R[rs2]	1)	amoand.w,amoand.d	R	AND	R[rd] = M[R[rs1]],	E27
slli,slliw	I		$R[rd] = R[rs1] \ll imm$	1)	amomax.w,amomax.d	R	MAXimum	M[R[rs1]] = M[R[rs1]] & R R[rd] = M[R[rs1]],	dustl
slt	R	Set Less Than	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	10.5%			MAVimum II	if(R[rs2] > M[R[rs1]]) M[R[rs1]]	s1]]=R[r
slti	I	Set Less Than Immediate	R[rd] = (R[rs1] < imm) ? 1 : 0		amomaxu.w,amomaxu.d	R	MAXimum Unsigned	R[rd] = M[R[rs1]], if $(R[rs2] > M[R[rs1]]) M[R[rs1])$	s1)) = Rfr
sltiu	I	Set < Immediate Unsigned	R[rd] = (R[rs1] < imm) ? 1 : 0	2)	amomin.w,amomin.d	R	MINimum	R[rd] = M[R[rs1]],	
sltu	R	Set Less Than Unsigned	R[rd] = (R[rs1] < R[rs2]) ? 1 : 0	2)	amominu.w,amominu.d	R	MINimum Unsigned	if $(R[rs2] \le M[R[rs1]]) M[R[rs1]]$ R[rd] = M[R[rs1]],	s1]] = R[r
sra, sraw	R	Shift Right Arithmetic (Word)		1,5)				$if(R[rs2] \le M[R[rs1]])M[R[rs1]$	s1]] = R[r
srai, sraiw srl, srlw	I	Shift Right Arith Imm (Word)		1,5)	amoor.w,amoor.d	R	OR	R[rd] = M[R[rs1]],	
sri,sriw srli,srliw	R I	Shift Right (Word) Shift Right Immediate (Word)	R[rd] = R[rs1] >> R[rs2] R[rd] = R[rs1] >> imm	1) 1)	amoswap.w,amoswap.d	R	SWAP	M[R[rs1]] = M[R[rs1]]   R[r R[rd] = M[R[rs1]], M[R[rs1]	]] = R[rs
sub, subw	R	SUBtract (Word)	$R[rd] = R[rs1] \gg imm$ R[rd] = R[rs1] - R[rs2]	1)	amoxor.w,amoxor.d	R	XOR	R[rd] = M[R[rs1]],	
sw.	S	Store Word	M[R[rs1]+imm](31:0) = R[rs2](31:0)	1)	lr.w,lr.d	R	Load Reserved	$M[R[rs1]] = M[R[rs1]] ^ R[$ R[rd] = M[R[rs1]],	[rs2]
xor	R	XOR	R[rd] = R[rs1] ^ R[rs2]					reservation on M[R[rs1]]	
xori	I	XOR Immediate	R[rd] = R[rs1] ^ imm		sc.w,sc.d	R	Store Conditional	if reserved, M[R[rs1]] = R[r	rs2],
			ghtmost 32 bits of a 64-bit registers					R[rd] = 0; else $R[rd] = 1$	
2) Ope	ratio	n assumes unsigned integers (in significant bit of the branch ad	stead of 2's complement)		CORE INSTRUCTION	N F	ORMATS		
			n bit of data to fill the 64-bit register				25 24 20 19	15 14 12 11	7
5) Rep	licate	s the sign bit to fill in the leftmo	st bits of the result during right shift		R funct7		rs2 rs	1 funct3 rd	1
		with one operand signed and on			I imm[	11:0	)] rs	l funct3 rd	i
	Singl F regi		n operation using the rightmost 32 bits	oj a 64-	S imm[11:5]		rs2 rs	l funct3 imm[	4:0]
			ich properties are true (e.g., -inf, -0,+0	, +inf,	SB imm[12]10:5	]	rs2 rs	l funct3 imm[4:	:1 11]
den	orm,	)			U		imm[31:12]	rd	i
			can interpose itself between the read and	the !	UJ	im	m[20 10:1 11 19:12]	rd	i
		he memory location e field is sign-extended in RISC	-V						
Arre amin	- everadi	- J							

2 1 © 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition

# Appendix A: RISC-V Reference Sheet (Page 2)

PSEUDO INSTRUCTIONS

MNEMONIC	NAME		DESCRIPTION	ON	USES	DECICE	D NIA	ME USE			SAVER
begz	Branch	= zero		PC=PC+{imm,1b'0}	beq	REGISTI	ER NAI		anstant		
bnez	Branch			PC=PC+{imm,1b'0}	bne				onstant value 0		N.A.
fabs.s,fabs.d				<pre> &lt;0)?-F[rs1]:F[rs1]</pre>		×1	r	1101011	n address		Caller
fmv.s.fmv.d	FP Mov		F[rd] = F[rs1]		fsgnj	x2	sj		pointer		Callee
fneg.s, fneg.d		-	F[rd] = -F[rs]		fsgnjn	×3	91		l pointer		
i	Jump		PC = {imm,1		jal	×4	tj		d pointer		
jr	Jump re	oister	PC = R[rs1]	00,	jalr	x5-x7	t0-	remp	oraries		Caller
la	Load ad		R[rd] = addre	22	auipc	x8	s0/	fp Saved	register/Frame	pointer	Callee
li	Load in		R[rd] = imm		addi	x9	8	Saved	register		Callee
mv	Move		R[rd] = R[rs1]	1	addi	x10-x1	1 a0-		ion arguments/I	Return values	Caller
neg	Negate		R[rd] = -R[rs]		sub	x12-x1	7 a2-		ion arguments		Caller
nop	No oper	ation	R[0] = R[0]	1	addi	x18-x2	7 s2-:		registers		Callee
not	Not		$R[rd] = \sim R[rs]$	11	xori	x28-x3	1 t3-		oraries		Caller
ret	Return		PC = R[1]		jalr	f0-f7	ft.0-		mporaries		Caller
seqz	Set = ze	ro		1]== 0) ? 1 : 0	sltiu	f8-f9	fs0-		ved registers		
snez	Set ≠ ze		R[rd] = (R[rs		sltu	f10-f1		II Du		t- (D -t	Callee Caller
						f12-f1				ts/Return values	
OPCODES IN	NUMER	ICAL ORDI	ER BY OPCO	DE		f18-f2		1110	nction argumen	IS	Caller
MNEMONIC	FMT	OPCODE	FUNCT3	FUNCT7 OR IMM	HEXADECIMAL	f28-f3		11 00	ved registers	21	Callee
1b	I	0000011	000		03/0	128-13	1 118-	ttii K[rd]	= R[rs1] + R[rs	2]	Caller
1h	I	0000011	001		03/1						
1w	I	0000011	010		03/2	IEEE 754 FI	LOATING-POIN	T STANDAR	D		
1d	I	0000011	011		03/3	$(-1)^{S} \times (1 + F)$	raction) × 2 <sup>(Expone)</sup>	nt - Bias)			
1bu	Í	0000011	100		03/4	where Half	Precision Bias =	15. Single-Prec	ision Bias = 1	27.	
1hu	Í	0000011	101		03/5		cision Bias = 102				
lwu	î	0000011	110		03/6		Single-, Double-				
fence	î	0001111	000		0F/0	TEEE Hall-,	omgre-, Double-	and Quad-Pr	ecision Form	115.	
fence.i	î	0001111	001		0F/1	S Exp	onent Fract	ion I			
addi	î	0010011	000		13/0						
slli	î	0010011	001	0000000	13/1/00	15 14	10 9	0		_	
slti	í	0010011	010		13/2	S	Exponent	Fra	ction	- 1	
sltiu	í	0010011	011		13/3				•11011		
xori	Ī	0010011	100		13/4	31 30	23 2	12		0	
srli	î	0010011	101	0000000	13/5/00	S	Exponent		raction		
srai	i	0010011	101	0100000	13/5/20				raction		
ori	I	0010011	110	010000	13/6	63 62		52 51			0
andi	I	0010011	111		13/7	s	E-monout		Fractio		
auipc	Û	0010011	111		17	8	Exponent		Fractio	n	
		0010111									
		0011011	0.00		1 n / n	127 126		112 11	l		0
addiw	I	0011011	000		1B/0	127 126		112 11	l		0
slliw	Î	0011011	001	0000000	1B/1/00		I I OCLTION	112 11	l	CZP 4	
slliw srliw	Î I	0011011 0011011	001 101	0000000	1B/1/00 1B/5/00	MEMORY A	ALLOCATION		ı —	STA	CK FRAME
slliw srliw sraiw	I I I	0011011 0011011 0011011	001 101 101		1B/1/00 1B/5/00 1B/5/20	MEMORY A	ALLOCATION 0000 003f ffff fff0 <sub>he</sub>	112 11	' 	STA	CK FRAME Higher
slliw srliw sraiw sb	I I I S	0011011 0011011 0011011 0100011	001 101 101 000	0000000	1B/1/00 1B/5/00 1B/5/20 23/0	MEMORY A			1 		CK FRAME Higher
slliw srliw sraiw sb sh	I I I S S	0011011 0011011 0011011 0100011 0100011	001 101 101 000 001	0000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1	MEMORY A				Argument 9	CK FRAME Higher Memory
slliw srliw sraiw sb sh sw	I I I S S S	0011011 0011011 0011011 0100011 0100011	001 101 101 000 001	0000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2	MEMORY A					CK FRAME Higher Memory
slliw srliw sraiw sb sh sw sd	I I S S S S	0011011 0011011 0011011 0100011 0100011 0100011	001 101 101 000 001 010	0000000 0100000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3	MEMORY A			FP →	Argument 9 Argument 8	CK FRAME Higher Memory Addresses
slliw srliw sraiw sb sh sw sd add	I I I S S S S S	0011011 0011011 0011011 0100011 0100011 0100011 0100011	001 101 101 000 001 010 011	0000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00	MEMORY A		Stack	БР <b>→</b>	Argument 9	CK FRAME Higher Memory Addresses
slliw srliw sraiw sb sh sw sd add sub	I I I S S S S S R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011	001 101 101 000 001 010 011 000 000	0000000 0100000 0000000 0100000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20	MEMORY A	0000 003f MT fff0 <sub>he</sub>	Stack Dynamic Da	БР <b>→</b>	Argument 9 Argument 8	CK FRAME Higher Memory Addresses  Stack
slliw srliw sraiw sb sh sw sd add sub	I I I S S S S S R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011	001 101 101 000 001 010 011 000 000	0000000 0100000 0000000 0100000 0000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00	MEMORY A		Stack  Stack  Dynamic Da	FP →	Argument 9 Argument 8	CK FRAME Higher Memory Addresses
slliw srliw sraiw sb sh sw sd add sub sll	I I S S S S R R R	0011011 0011011 0010011 0100011 0100011 0100011 0100011 0110011 0110011	001 101 101 000 001 010 011 000 000 001	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00	MEMORY A	0000 003f MT fff0 <sub>he</sub>	Stack Dynamic Da	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Memory Addresses  Stack Grows
slliw srliw sraiw sb sh sw sd add sub sll slt sltu	I I S S S S R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 000 001 010	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/3/00	MEMORY A	0000 003f MT fff0 <sub>he</sub>	Stack  Stack  Dynamic Da	FP →	Argument 9 Argument 8	CK FRAME Higher Memory Addresses  Stack Grows
slliw srliw sraiw sb sh sw sd add sub sll slt sltu xor	I I S S S S R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 011 000 000 001 010 011	0000000 0100000 000000 0100000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/3/00 33/3/00 33/3/00	MEMORY A	0000 003f MY MD <sub>he</sub>	Stack  Stack  Dynamic Da	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Memory Addresses Stack Grows
slliw srliw sraiw sb sh sw sd add sub sll slt sltu xor	I I I S S S S R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 000 001 010 011 100	000000 010000 000000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/3/00 33/4/00 33/4/00 33/5/00	MEMORY A	0000 003f MT fff0 <sub>he</sub>	Stack  Dynamic Da  Static Data	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Higher Memory Addresses Stack Grows Lower
slliw sraiw sraiw sb sh sw sd add sub sll slt slt sltu xor srl sra	I I I S S S S R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 000 001 010 011 100	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/2/00 33/4/00 33/5/00 33/5/20	MEMORY A	0000 003f MT MO <sub>ne</sub>	Stack  Dynamic Da  Static Data  Text	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory
slliw sraiw sraiw sb sh sw sd add sub sll slt slt slt sraiv sor sra or	I I I S S S S R R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 000 001 011 100 101 101	000000 010000 010000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/2/00 33/3/00 33/3/00 33/5/20 33/5/20 33/5/20 33/6/00	MEMORY A	0000 003f MY MD <sub>he</sub>	Stack  Dynamic Da  Static Data	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Higher Memory Addresses Stack Grows Lower
slliw sraiw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or	I I I S S S S R R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 000 001 010 011 100	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/4/00 33/4/00 33/5/20 33/6/00 33/6/00 33/6/00	MEMORY A	0000 003f MT MO <sub>ne</sub>	Stack  Dynamic Da  Static Data  Text	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory
slliw srliw sraiw sb sh sw sd add sub sll slt sltu xor srl sra or and lui	I I I S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 001 011 100 101 111	000000 010000 000000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/20 33/1/00 33/2/00 33/2/00 33/4/00 33/5/00 33/5/00 33/5/20 33/6/00 33/7/00	MEMORY / SP → (000	0000 003f MY MD <sub>ne</sub> 0 0000 1000 0000 <sub>h</sub>	Dynamic Da  Static Data  Text  Reserved	FP →	Argument 9 Argument 8 Saved Registe	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw	. I I I I S S S S S R R R R R R R R R R R R	0011011 0011011 001011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 010 000 000 001 010 011 100 101 110 111	000000 010000 010000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/2/00 33/2/00 33/4/00 33/5/20 33/5/20 33/5/20 33/7/00 37 38/0/00	MEMORY SP	0000 003f fffr fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 <sub>n</sub>	Dynamic Da Static Data Text Reserved	FP →	Argument 9 Argument 8 Saved Registe Local Variable	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses
slliw sraiw sb sb sh sw sd add sub sll slt slt stt xor sra or and lui addw subw	. I I I I S S S S R R R R R R R R R R R R R	0011011 0011011 0101011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 001 011 100 111 101 110 111	000000 010000 000000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/2/00 33/4/00 33/5/00 33/5/20 33/6/00 37/700 37 38/0/20	MEMORY ASP → 000  PC → 000  SIZE PREF  SIZE	0000 003f ffff fffD <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0n  IXES AND SYM PREFIX	Dynamic Da Static Data Text Reserved  BOLS SYMBOL	FP →	Argument 9 Argument 8 Saved Registe Local Variable	CK FRAME Higher Memory Addresses Stack Grows Lower Memory Addresses
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw sllw	I I I I I I I I I I I I I I I I I I I	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 010 011 000 000 001 011 100 101 101 110 111 000 000 000	000000 010000 010000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/2/00 33/2/00 33/4/00 33/5/20 33/5/20 33/5/20 33/6/00 33/7/00 33/7/00 33/7/00 33/0/00	MEMORY ASP 6000  PC \$\ightarrow\$ 000  SIZE PREF  SIZE   10^2	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>m</sub> 0 0000 0040 0000 <sub>m</sub> 0 <sub>n</sub> IXES AND SYM PREFIX Kilo-	Stack  Dynamic Da  Static Data  Text  Reserved  BOLS  SYMBOL  K	FP → SIZE 2 <sup>10</sup>	Argument 9 Argument 8 Saved Registe Local Variable	CK FRAME Higher Higher Memory Addresses  Stack Grows Lower Memory Addresses
slliw sraiw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or and lui addw subw sllw srlw	. I I I I S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 011 000 001 011 100 101 110 110 111 000 000 001 001 001 111	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/3 33/0/20 33/1/00 33/2/00 33/2/00 33/4/00 33/5/20 33/6/00 33/6/00 37 38/0/20 38/6/00 38/0/20 38/0/20 38/0/20 38/1/00 38/1/00 38/5/00	MEMORY A SP → 000  PC → 000  SIZE PREF  SIZE 10 <sup>5</sup> 10 <sup>6</sup>	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 h    XES AND SYM   PREFIX   Kilo-   Kilo-   Mega-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M	FP → SIZE 2 <sup>10</sup> 2 <sup>20</sup>	Argument 9 Argument 8 Saved Registe Local Variabl  PREFIX Kibi- Mebi-	CK FRAME Higher Memory Addresses Stack Grows Jes Lower Memory Addresses SYMBOL Ki Mi
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw sllw srlw sraw	IIISSS SRRRRRRRRRRURRRRRRRRRRRRRRRRRRRRR	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011	001 101 101 000 001 010 011 000 001 011 100 101 111 000 000 001 111	000000 010000 010000 010000 000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/20 33/1/00 33/2/00 33/2/00 33/4/00 33/5/00 33/5/00 33/5/00 33/5/20 33/6/00 33/7/00 33/7/00 33/7/00 33/7/00 33/7/00 33/5/20 33/6/00 33/7/00 38/0/20 38/0/20 38/1/00 38/5/20 38/5/20	MEMORY SP → 000  PC → 000  SIZE PREF  SIZE  10 <sup>1</sup> 10 <sup>6</sup>	0 0000 1000 0000 <sub>to</sub> 0 0000 1000 0000 <sub>to</sub> 0 0000 0040 0000 <sub>to</sub> 0 0 <sub>to</sub> IXES AND SYM PREFIX Kito- Mega- Giga-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G	FP → SIZE 2 <sup>10</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi-	CK FRAME Higher Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi
slliw sraiw sraiw sb sh sw sd add sub sll sltu xor srl sra or and lui addw subw sllw srlw sraw beeq	. I	0011011 0011011 0010011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011	001 101 101 000 001 011 000 000 001 011 100 101 110 110 111 000 000 001 101 101 111	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/3 33/0/00 33/0/20 33/2/00 33/2/00 33/4/00 33/5/20 33/6/00 33/6/00 33/6/00 37 38/0/00 38/0/20 38/0/	MEMORY SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°	0 0000 1000 0000 <sub>m</sub> 0 0000 1000 0000 <sub>m</sub> 0 0000 0040 0000 <sub>m</sub> 0 prefix Kilo- Mega- Giga- Tera-	Stack  Dynamic Da  Static Data  Text  Reserved  BOLS  SYMBOL  K  M  G  T	FP → SIZE 2 <sup>10</sup> 2 <sup>20</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi-	CK FRAME Higher Memory Addresses  Stack Grows Hes Lower Memory Addresses  SYMBOL Ki Mi Gi Ti
slliw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw sllw sraw beq bne	. I	0011011 0011011 0010011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011 0111011 0111011 0111011	001 101 101 000 001 010 011 000 001 011 100 111 100 111 000 001 101 110 111	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/2/00 33/5/00 33/5/00 33/5/20 33/6/00 37/38/00 37/38/00 38/0/20 38/1/00 38/1	MEMORY A SP → 000  PC → 000  SIZE PREF  SIZE 10° 10° 10° 10° 10°	0 0000 1000 0000 <sub>to</sub> 0 0000 1000 0000 <sub>to</sub> 0 0000 0040 0000 <sub>to</sub> 0 0 <sub>to</sub> IXES AND SYM PREFIX Kito- Mega- Giga-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P	FP → SIZE 2 <sup>10</sup> 2 <sup>20</sup>	Argument 9 Argument 8 Saved Registe  Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi-	CK FRAME Higher Memory Addresses Stack Grows des Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw sllw srlw srlw srlw srlw srlw srlw srl	. I	0011011 0011011 0010011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0111011 0111011 0111011 0111011 0111011	001 101 101 000 001 011 000 000 001 011 100 101 101 110 111 000 000 001 101 101 101 101	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/2/00 33/2/00 33/4/00 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 34/5/00 35/5/00 36/5/00 36/5/00 38/5/20 63/0 63/1 63/4	MEMORY SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°	0 0000 1000 0000 <sub>m</sub> 0 0000 1000 0000 <sub>m</sub> 0 0000 0040 0000 <sub>m</sub> 0 prefix Kilo- Mega- Giga- Tera-	Stack  Dynamic Da  Static Data  Text  Reserved  BOLS  SYMBOL  K  M  G  T	FP → SIZE 2 <sup>10</sup> 2 <sup>20</sup>	Argument 9 Argument 8 Saved Registe Local Variable PREFIX Kibi- Mebi- Gibi- Tebi-	CK FRAME Higher Memory Addresses  Stack Grows Hes Lower Memory Addresses  SYMBOL Ki Mi Gi Ti
slliw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or and lui addw subw sllw sraw beq bne blt bge	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011 0111011 0111011 0111011 0111011 0111011 1110011 1110011 1110011 1110011 11100011 11100011	001 101 101 000 001 011 000 001 011 100 111 100 111 100 000 001 111 100 000 001 101 101 101 101 101 101 101	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/3 33/0/20 33/1/00 33/1/00 33/2/00 33/2/00 33/5/00 33/5/00 33/5/20 33/6/00 37/38/00 38/6/00 38/6/00 38/1/00	MEMORY A SP → 000  PC → 000  SIZE PREF  SIZE 10° 10° 10° 10° 10°	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 prefix Kilo- Mega- Giga- Tera- Peta-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>10</sup>	Argument 9 Argument 8 Saved Registe  Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi-	CK FRAME Higher Memory Addresses Stack Grows des Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw sllw srlw srlw srlaw srlw srlw srlaw beq bne blt bge	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011 0111011 1011011 1011011 1011011 1011011 1110011 1100011 1100011 1100011 1100011	001 101 101 000 001 011 000 000 001 011 100 101 110 111 000 000 001 10	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/20 33/2/00 33/2/00 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 63/1 63/4 63/5 63/6	MEMORY SP → 000  PC → 000  SIZE PREF  SIZE   10 <sup>3</sup>   10 <sup>9</sup>   10 <sup>13</sup>   10 <sup>13</sup>	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 PREFIX Kilo- Mega- Giga- Tera- Peta- Exa-	Stack  Dynamic Da  Static Data  Text  Reserved  BOLS  SYMBOL  K  M  G  T  P  E	SP → SIZE 2 <sup>10</sup> 2	Argument 9 Argument 8 Saved Registe Local Variabl  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi-	CK FRAME Higher Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Gi Ti Pi Ei
slliw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or and lui addw subw sllw sraw beq bne blt bge	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011 0111011 0111011 0111011 0111011 0111011 1110011 1110011 1110011 1110011 11100011 11100011	001 101 101 000 001 011 000 001 011 100 111 101 110 111 000 001 10	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/2 33/0/00 33/0/20 33/1/00 33/2/00 33/4/00 33/5/20 33/5/20 33/6/00 37/7/00 37 38/0/00 38/5/20 38/5/	MEMORY A SP → 000  PC → 000  SIZE PREF  SIZE 10° 10° 10° 10° 10° 10° 10° 10° 10° 10°	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub> IXES AND SYM PREFIX Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- Yotta-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y	SIZE 210 220 200 200 200 200 200 200 200 200	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Pebi- Exbi- Zebi- Zobi- Yobi-	CK FRAME Higher Memory Addresses  Stack Grows des Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw sllw srlw srlw srlaw srlw srlw srlaw beq bne blt bge	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011 0111011 1011011 1011011 1011011 1011011 1110011 1100011 1100011 1100011 1100011	001 101 101 000 001 011 000 000 001 011 100 101 110 111 000 000 001 10	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/20 33/2/00 33/2/00 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 63/1 63/4 63/5 63/6	MEMORY A SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0 0000 1000 0000 <sub>n</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 PREFIX Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- Yotta- milli-	Stack  Dynamic Da  Static Data  Text  Reserved  BOLS  SYMBOL  K  M  G  T  P  E  Z  Y  m	SP	Argument 9 Argument 8 Saved Registe Local Variabl  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto-	CK FRAME Higher Higher Memory Addresses  Stack Grows Homory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw srliw sraw bee bet blt bge bltu bgeu	. I I I I S S S S R R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0111011 0111011 0111011 0111011 1110011 1110011 1100011 1100011 1100011 1100011 1100011	001 101 000 001 011 000 001 011 100 011 110 111 000 000 001 111 101 111 10	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/2 33/0/00 33/0/20 33/1/00 33/2/00 33/4/00 33/5/20 33/5/20 33/6/00 37/7/00 37 38/0/00 38/5/20 38/5/	MEMORY SP → 000  PC → 000  SIZE PREF   SIZE   10 <sup>5</sup>   10 <sup>6</sup>   10 <sup>18</sup>   10 <sup>18</sup>   10 <sup>18</sup>   10 <sup>18</sup>   10 <sup>21</sup>   10 <sup>21</sup>   10 <sup>21</sup>   10 <sup>22</sup>   10 <sup>23</sup>   10 <sup>24</sup>   10 <sup>24</sup>   10 <sup>24</sup>   10 <sup>25</sup>   10 <sup>26</sup>   10 <sup></sup>	0 0000 1000 0000 <sub>m</sub> 0 0000 1000 0000 <sub>m</sub> 0 0000 0040 0000 <sub>m</sub> 0 PREFIX Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- Yotta- militimicro-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ	SIZE  2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>10</sup> 2 <sup>10</sup> 2 <sup>10</sup> 2 <sup>10</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto-	CK FRAME Higher Memory Addresses  Stack Grows Jes Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a
slliw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or and lui addw subw sllw sraw beq bne blt bge bltu bgeu jalr	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 011011	001 101 000 001 011 000 001 011 100 011 110 111 000 000 001 111 101 111 10	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/1/00 33/2/00 33/4/00 33/5/20 33/5/20 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 36/00 38/5/20 63/1 63/4 63/5 63/6 63/7 67/0	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z
slliw sraiw sraiw sb sh sw sd add sub sll sltu xor sra or and lui addw subw sllw sraw beq bne blt bge bltu bgeu jalr	1	0011011 0011011 0010011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 011011	001 101 000 001 011 000 001 011 100 001 111 100 000 000 001 10	0000000 0100000 0100000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/2 23/3 33/0/00 33/0/20 33/2/00 33/2/00 33/4/00 33/5/20 33/6/00 33/5/20 33/6/00 33/6/00 33/6/00 37 3B/0/20 3B/1/00 3B/5/20 3B/1/00 3B/5/20 63/1 63/1 63/4 63/5 63/7 67/0 6F	MEMORY SP → 000  PC → 000  SIZE PREF   SIZE   10 <sup>5</sup>   10 <sup>6</sup>   10 <sup>18</sup>   10 <sup>18</sup>   10 <sup>18</sup>   10 <sup>18</sup>   10 <sup>21</sup>   10 <sup>21</sup>   10 <sup>21</sup>   10 <sup>22</sup>   10 <sup>23</sup>   10 <sup>24</sup>   10 <sup>24</sup>   10 <sup>24</sup>   10 <sup>25</sup>   10 <sup>26</sup>   10 <sup></sup>	0 0000 1000 0000 <sub>m</sub> 0 0000 1000 0000 <sub>m</sub> 0 0000 0040 0000 <sub>m</sub> 0 PREFIX Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- Yotta- militimicro-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ	SIZE  2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>10</sup> 2 <sup>10</sup> 2 <sup>10</sup> 2 <sup>10</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto-	CK FRAME Higher Memory Addresses  Stack Grows Jes Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a
slliw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or and lui addw subw sllw sraw beq bne blt bge bltu bge bltu jalr jal ecall	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0111011 0111011 0111011 1110011 1110011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011	001 101 101 000 001 011 000 001 011 100 111 100 111 100 000 001 10	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/2/00 33/5/00 33/5/00 33/5/20 33/6/00 37 3B/0/20 38/6/00 38/5/20 38/6/00 63/1 63/4 63/5 63/6 63/7 67/0 677	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z
slliw sraiw sb sh sw sd add aud sub sll slt sltu xor sra or and lui sddw subbw sllw srlw srlw srlw spl beq bne blt bge blt bge u jalr jal ecal ebreak	1	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 1110011 1110011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011	001 101 101 000 001 011 000 001 011 100 011 101 110 111 000 001 10	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/00 33/1/00 33/2/00 33/4/00 33/5/20 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 33/6/00 36/0/00 38/5/00	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z
slliw sraiw sb sh sw sd add sub sll slt slt sltu xor sra or and lui addw subw sllw sraw beeq bne blt bge bltu bge blttu bge bl	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110111 0110111 0111011 1110011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1100011 1110011 1110011 1110011	001 101 101 000 001 011 000 001 011 100 101 110 111 000 001 10	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/20 33/0/20 33/1/00 33/3/00 33/4/00 33/5/00 33/5/00 33/6/00 33/6/00 33/6/00 37 3B/0/00 38/5/20 38/1/00 38/5/20 63/1 63/5 63/6 63/7 67/0 67 73/0/000 73/0/001 73/1	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z
slliw sraiw sraiw sb sh sw sd add add sll slt sltu xor sra or and lui addw subbw sllw srlw srlw srlw srlw srlw srla beq bne blt bge blt bge blt bge cskrw Cskrw Cskrw Cskrs	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 1011011 1011011 1110011 1100011 1100011 1100011 1100011 1100011 1100011 1110011 1110011 1110011 1110011 1110011	001 101 101 000 001 011 000 000 001 011 100 101 110 111 000 001 101 101 101 101 101 101 101 101 101 101 101 101 101 101 101 100 00	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/3/00 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 33/5/20 63/1 63/4 63/5 63/6 63/7 67/0 6F 73/0/000 73/0/001 73/1 73/2	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z
slliw sraiw sraiw sb sh sw sd add sub sll slt sltu xor sra or and lui addw subw srlw sraiw sra beq bne blt bge bltu bgeu jalr jal ecal ecal ebreak CSRRW CSRRS	I I I S S S S S R R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0111011 0111011 1110011 1100011 1100011 1100011 1100011 1100011 1100011 1100111 1110011 1110011 1110011 1110011 1110011 1110011	001 101 101 000 001 011 000 001 011 100 111 100 000 001 100 10	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/2/00 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 33/6/00 37 38/0/00 38/5/20 38/6/00 38/5/20 63/1 63/6 63/7 67/0 67/0 67/0 67/0 67/0 67/0 67/0 67	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m  µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z
slliw sraiw sraiw sb sh sw sd add sdd sub sll slt sltu xor sra or and lui addw subbw sllw srlw sraw beq bne blt bge bltu bgeu jalr jal ecall ebreak CSRRW CSRRS CSRRC CSRRWI	I I I I S S S S S R R R R R R R R R R R	0011011 0011011 0011011 0100011 0100011 0100011 0100011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 1110011 1100011 1100011 1100011 1100011 1100011 1110011 1110011 1110011 1110011 1110011 1110011 1110011 1110011	001 101 101 000 001 011 000 001 011 100 001 111 100 101 110 111 000 001 101 101 110 111 000 001 101 110 110 110 111 100 001 101 100 001 101 110 11	0000000 0100000 0000000 0100000 0000000 000000	1B/1/00 1B/5/00 1B/5/00 1B/5/20 23/0 23/1 23/2 23/3 33/0/00 33/0/20 33/1/00 33/2/00 33/4/00 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 33/6/00 33/5/20 63/1 63/4 63/5/20 63/1 63/4 63/5 63/6 63/7 67/0 6F 73/0/000 73/0/001 73/1 73/2 73/3 73/5	MEMORY (SP → 000  PC → 000  SIZE PREF  SIZE  10°  10°  10°  10°  10°  10°  10°  10	0000 003f ffff fff0 <sub>ne</sub> 0 0000 1000 0000 <sub>n</sub> 0 0000 0040 0000 <sub>n</sub> 0 0 <sub>n</sub>   XES AND SYM   PREFIX   Kilo- Mega- Giga- Tera- Peta- Exa- Zetta- milli- milli- milro- nano-	Dynamic Da Static Data Text Reserved  BOLS SYMBOL K M G T P E Z Y m µ n	SIZE 2 <sup>10</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 2 <sup>20</sup> 10 <sup>13</sup> 10 <sup>13</sup>	Argument 9 Argument 8 Saved Registe Local Variable  PREFIX Kibi- Mebi- Gibi- Tebi- Pebi- Exbi- Zebi- Yobi- femto- atto- zepto-	CK FRAME Higher Memory Addresses  Stack Grows Lower Memory Addresses  SYMBOL Ki Mi Gi Ti Pi Ei Zi Yi f a z

REGISTER NAME, USE, CALLING CONVENTION

© 2018 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition

4

# Appendix B: Execution result table for question 2

a)

	ALU/Branch	Load/Store	Cycle
LUUP:		IO TI, Θ(aΘ)	Т
			∠
			3
			4
			5
			р
			1
			ŏ
			9
			TU

b)

	ALU/Branch	Load/Store	Cycle
LUUP:		Iα τι, υ(aυ)	1
			2
			3
			4
			5
			р
			1
			ŏ
			9
			10
			77
			12
			13
			14

	15
	76

c)

	ALU/Branch	Load/Store	Cycle
LUUP:		Iα τι, υ(aυ)	П
			2
			3
			4
			D
			Ö
			1
			ŏ
			9
			TU
			77
			12
			13
			14
			15
_			76