## Recommeded PSOC Pin Mapping



PSoC<sup>®</sup> 4: PSoC 4200 Family Datasheet

## **Pinouts**

The following is the pin-list for the PSoC 4200. Port 2 comprises of the high-speed Analog inputs for the BAR Mux. P1.7 is the optional external input and bypass for the SAR reference. Ports 3 and 4 contain the Digital Communication channels. All pins support CSD Capsense and Analog Mux Bus connections.

Pl Name	19	44-TQFP		40-	OFN	28-SSOP		Service Service	A	Iternate Function	ns for Pins	AND THE RESIDENCE OF THE PARTY	Dis Description
	Туре	Pin	Name	Pin	Name	Pin	Name	Analog	Alt 1	Alt 2	AHS	All4	Pin Description
VSSD	Power	1(DN)	VSS	DN		DN	40		AND SECURE OF THE PARTY OF THE	AND DESCRIPTION OF THE PERSON	per all our discount or arrange frequent	er en	Digital Ground
P2.0	GPIO	2	P2.0	1	P2.0	-	-	9armux 0		*	atri	AN AND PARTY OF THE PARTY OF TH	Port 2 Pin 0: gpio, lcd, csd, sermux
P2.1	GPIO	3	P2.1	2	P2.1	-	-	sarmux,1	an .	uit	21	PROCESS CAMPAGE SUPER STREET S	Port 2 Pin 1: gpio, lod, ced, sermux
P2.2	GPIO	4	P2.2	3	P2.2	5	P2.2	sarmux 2		lus .	140	žis	Port 2 Pin 2: gpio, lod, ced, sermux
P2.3	GP10	5	P2.3	4	P2.3	6	P2.3	sarmux 3		ani	249	20	Port 2 Pin 3: gpio, tod, csd, sarmux
P2.4	GPIO	6	P2.4	5	P2.4	7	P2.4	sarmux,4	tcpwm0_p[1]	est.		N/	Port 2 Pin 4: gpio, lcd, csd, sarmux, pwm
P2.5	GPIO	7	P2.5	6	P2.5	8	P2.5	sarmux.5	tcpwm0_n[1]	14"	~	-	Port 2 Pin 5: gpio, lcd, csd, sarmux, pwm
P2.6	GPIO	8	P2.6	7	P2.6	9	P2.6	sarmux.6	tcpwm1_p[1]	-	-	ter .	Port 2 Pin 6: gpio, lod, ced, sarmux, pwm
P2.7	GPIO	9	P2.7	8	P2.7	10	P2.7	sarmux.7	tcpwm1_n[1]	-	-		Port 2 Pin 7: gpio, lod, csd, sarmux, pwm
•	-	10(DN)	vss	9(DN)	VSS	-	- 1	P	~	17	40	au	Package pin to lead frame paddle downbond
P3.0	GPIO	11	P3.0	10	P3.0	11	P3.0	-	tcpwm0_p[0]	ecb1_uart_rx(0)	scb1_j2c_scl[0]	scb1_spi_mosi(0)	Port 3 Pin 0: gpio, lcd, csd, pwm, scb1
P3.1	GPIO	12	P3.1	11	P3.1	12	P3.1	-	tcpwm0_n[0]	scb1_uart_tx[0]	scb1_i2c_sda(0)	scb1_spi_miso[0]	Port 3 Pin 1: gpio, lod, csd, pwm, scb1
P3.2	GPIO	13	P3.2	12	P3.2	13	P3.2	-	tcpwm1_p[0]		oi_bwa_	scb1_spi_clk[0]	Port 3 Pin 2: gpio, lcd, csd, pwm, scb1, swd
P3.3	GPIO	14	P3.3	13	P3.3	14	P3.3	-	tcpwm1_n[0]	-	e <mark>wd_clk</mark>	scb1_spi_ssel_0[0]	Port 3 Pin 3: gpio, lcd, csd, pwm, scb1, swd
P3.4	GPIO	15	P3.4	14	P3.4	-	-	-	tcpwm2_p[0]	~	-	scb1_spi_ssel_1	Port 3 Pin 4: gpio, lcd, csd, pwm, scb1
P3.5	GPIO	16	P3.5	15	P3.5	-	-	-	tcpwm2_n[0]	-	-	scb1_spi_ssel_2	Port 3 Pin 5: gpio, lod, csd, pwm, scb1
P3.6	GPIO	17	P3.6	16	P3.6	-	-	-	tcpwm3_p[0]	-	H.	scb1_spi_ssel_3	Port 3 Pin 6: gpio, lcd, csd, pwm, scb1
P3.7	GPIO	18	P3.7	17	P3.7	-	-	-	tcpwm3_n[0]	er			Port 3 Pin 7. gpio, lod, csd, pwm
VDDD	Power	19	VDDD	-	-	-	-	-	-	-	-	-	Digital Supply, 1.8 - 5.5 V
P4.0	GPIO	20	P4.0	18	P4.0	15	P4.0	-	-	scb0_uart_rx	scb0_i2c_scl	scb0_spi_mosi	Port 4 Pin 0: gpio, lod, csd, scb0
P4.1	GPIO	21	P4.1	19	P4.1	16	P4.1	-	-0014	scb0_uart_tx	scb0_i2c_sda	scb0_spi_miso	Port 4 Pin 1: gpio, lcd, csd, scb0
P4.2	GPIO	22	P4.2	20	P4.2	17	P4.2	csd_c_mod		-	-	ecb0_epi_clk	Port 4 Pin 2: gpio, led, csd, scb0
P4.3	GPIO	23	P4.3	21	P4.3	18	P4.3	csd_c_sh_t ank	-	-		scb0_spi_ssel_0	Port 4 Pin 3: gpio, lod, csd, scb0
P0.0	GPIO	24	P0.0	22	P0.0	19	P0.0	comp1_inp	-	-		scb0_spi_ssel_1	Port 0 Pin 0: gpio, lcd, csd, scb0, comp
P0.1	GPIO	25	P0.1	23	P0.1	20	P0.1	comp1_inn	-	-	-	scb0_spi_ssel_2	Port 0 Pin 1: gpio, lcd, csd, scb0, comp
P0.2	GPIO	26	P0.2	24	P0.2	21	P0.2	comp2_inp	-	- ,	æ	scb0_spi_ssel_3	Port 0 Pin 2: gpio, lcd, csd, scb0, comp
P0.3	GPIO	27	P0.3	25	P0.3	22	P0.3	comp2_inn	-	-	~		Port 0 Pin 3: gpio, lcd, csd, comp
P0.4	GPIO	28	P0.4	26	P0.4	-	-	-	-		scb1_i2c_scl[1]		Port 0 Pin 4: gpio, lcd, csd, scb1
P0.5	GPIO	29	P0.5	27	P0.5	-	-	-	-	scb1_uart_tx[1]	scb1_j2c_sda[1]		Port 0 Pin 5: gpio, lcd, csd, scb1
P0.6	GPIO	30	P0.6	28	P0.6	23	P0.6	-	ext_clk	6.5	~	scb1_spi_clk[1]	Port 0 Pin 6: gpio, lcd, csd, scb1, ext_clk
P0.7	GPIO	31	P0.7	29	P0.7	24	P0.7	-		, Ca	wakeup	scb1_spi_ssel_0[1]	Port 0 Pin 7: gpio, lcd, csd, scb1, wakeup

Document Number: 001-87197 Rev. \*B



Pins		44-TQFP		40-QFN		28-SSOP		STACK.	Alt				
Name	Туре	Pin	Name	Pin	Name	Pin	Name	Analog	Alt 1	Alt 2	Alt 3	Alt 4	Pin Description
	7 11 140	32	XRES	30	XRES	25	XRES	-	-	-	-	-	Chip reset, active low
ACCD	Power	33	VCCD	31	VCCD	26	VCCD	-	-	-	-	-	Regulated supply, connect to 1 µF cap or 1 8 V
DOOD	Power	34	VDDD	32	VDDD	27	VDD	-	_	_	-	-	Digital Supply, 1.8 - 5.5 V
VDDA	Power	35	VDDA	33	VDDA	27	VDD	-	-	-	-	-	Analog Supply, 1.8 - 5.5 V, equal to VDDD
VSSA	Power	36	VSSA	34	VSSA	28(D N)	VSS	-	-	_	-	-	Analog Ground
P1.0	GPIO	37	P1.0	35	P1.0	1	P1.0	ctb.oa0.inp	tcpwm2_p[1]	- 137	-	-	Port 1 Pin 0: gpio, lcd, csd, ctb, pwm
P1.1	GPIO	38	P1.1	36	P1.1	2	P1.1	ctb.oa0.inm	tcpwm2_n[1]	- 7	-	_	Port 1 Pin 1: gpio, lcd, csd, ctb, pwm
P1.2	GPIO	39	P1.2	37	P1.2	3	P1.2	ctb.oa0.out	tcpwm3_p[1]	- 14	-	-	Port 1 Pin 2: gpio, lcd, csd, ctb, pwm
P1.3	GPIO	40	P1.3	38	P1.3	-	-	ctb.oa1.out	tcpwm3_n[1]	-	-	-	Port 1 Pin 3: gpio, lcd, csd, ctb, pwm
P1.4	GPIO	41	P1.4	39	P1.4	-	-	ctb.oa1.inm	· -	- 1	-	-	Port 1 Pin 4: gpio, lcd, csd, ctb
P1.5	GPIO	42	P1.5	-	-	-	-	ctb.oa1.inp	-	-	-	-	Port 1 Pin 5: gpio, lcd, csd, ctb
P1.6	GPIO	43	P1.6	-	-	-	-	ctb.oa0.inp _alt	-	-	-	-	Port 1 Pin 6: gpio, lcd, csd
P1.7	GPIO	44	P1.7	40	P1.7	4	P1.7	ctb.oa1.inp _alt ext_vref		-	-	-	Port 1 Pin 7: gpio, lcd, csd, ext_ref

## Descriptions of the Pin functions are as follows:

VDDD: Power supply for both analog and digital sections (where there is no VDDA pin).

**VDDA**: Analog V<sub>DD</sub> pin where package pins allow; shorted to V<sub>DDD</sub> otherwise.

VSSA: Analog ground pin where package pins allow; shorted to VSS otherwise

VSS: Ground pin.

VCCD: Regulated Digital supply (1.8 V ±5%).

Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.

