




RaspberryPi Zero WH




3V3 REGULATOR




12C Expn.



RP FLASH (PROG.)




RP2040 MICROCONTROLLER (PROGRAMMER)




Mount Holes




1V2 REGULATOR




LDR (APP.)




RP FLASH (APP.)




ICE40 CRYPTO EEPROM




RP USB-C (PROG.)




RP2040 MICROCONTROLLER (APPLICATION "AppMicro")




ICE40 I2C Peripherals – EEPROM and RTC




RP USB-C (APP.)




ICE40 Power Analysis




ICE40 RGB




ICE40 FLASH




RP-ICE SCOPE




ICE40 POWER




ICE40 I/O




Indicator LEDs



Conf. Buttons



User Buttons



This is UNSW CSE's "The Hackster" board
It is aimed at educational demos for hardware security
It should enable a series of practical, hands-on hardware security labs/tutorials

Some experiments/tutorials (total or in part):
HW Trojan in FPGA
Reverse engineer: reverse engineer FPGA bitstream
Power analysis on an FPGA using RSP2000
Minimil experiment of FPGA – between RSP2000, RPI and ABBS or EEPROM or IMU
CPU on extracting/changing values in ABBS or EEPROM or IMU
IMU experiment using PMA and RPI
LDR for "Is the PCB being exposed to light"
IMU for "Is the box being moved around"


Hammond Peace

Sheets:
File: [cse-hackster_unsw_2024_jan14ed.xlsx](#)
Title: The "Hackster"

Sheet: 4 Date: February 2024 Rev: 4

Draw

ICE40 Power Analysis – First Stage OPAMP




We estimate the transient to be about 0.5mA when running 4 AES S-Boxes. With a 2.490hm shunt (R28), we get 1.245mV of transient Voltage.

Using THS4541 as the first gain stage, we will do x10 gain to get 12.45mV of transient while re-centering it around Vrm. This is a DFA to give us a strong CMRR, and avoiding extra level shifting thanks to the Vocm input.


The second opamp stage, using OPA858, gives us an additional x24.8 gain (giving us x248 overall). This takes our 12.45mV transient to ~308mV transient (should be very detectable!) I also design it so we can offset the second stage from Vrm or Vrb.

Finally, the ADC has a 1V range around 1V (Should go from 0.5V to 1.5V). 0.5V + 0.3V is only 0.9V, leaving us a fair amount of headroom (about 60% left) Given that these measurements are for just 4 S-Boxes, this gives some headroom for larger designs. Additionally, we provide an SMA connector with the sample at it, so we could in theory use an o-scope instead.


Second Stage OPAMP



Power Rails/ Voltage Ref. Generator



ADC



Sheet: /PowerAnalysis/
File: power_analysis_nv_2026_jan.kicad_sch CC BY-SA 4.0 Hammond Pearce, UNSW Sydney

Title: Hackster Power Analysis

Size: A4
KiCad E.D.A. 9.0.6

Date:

Rev:
Id: 2/2