


```
6  --
7  ----------------------------------------
8  -- Description :
9  --
10 ----------------------------------------
11 library IEEE;
12 use IEEE.STD_LOGIC_1164.ALL;
13
14 entity not_gate is
15     Port (
16         a : in  STD_LOGIC;
17         y : out STD_LOGIC
18     );
19 end not_gate;
20
21 architecture Behavioral of not_gate is
22 begin
23     y <= not a;
24 end Behavioral;
25
```


1
b
a
y
not_gate
0
b