




## BUS CONTROL LOGIC




## CONTROL BUS BUFFERS



## ADDRESS BUS BUFFERS



## DATA BUS BUFFERS



Consider use of 74LS245 for Schmitt Inputs.  
HCT part doesnt have this, noise issues.

Links Z80 to main system bus

CPU BUS


Mark Pruden

Sheet: /CPU BUS/  
File: TRS80MP\_CPU\_BUS.kicad\_sch

Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4

Rev: 2b  
Id: 4/23



A

A

B


B

C

C

D

D



**128KB**  
 Manufacturer : Alliance Memory, Inc.  
 Part Number : AS6C1008-55PCN  
 Description : SRAM - Asynchronous Memory IC 1Mbit Parallel 55 ns 32-SOP

or

**512KB**  
 Manufacturer : Alliance Memory, Inc.  
 Part Number : AS6C4008-55PCN  
 Description : SRAM - Asynchronous Memory IC 4Mbit Parallel 55 ns 32-PDIP

### SYSTEM RAM

**Mark Pruden**

Sheet: /RAM/  
 File: TRS80MP\_RAM.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4	Date: 2026-02-08
KiCad E.D.A. 9.0.4	

<b>Rev: 2b</b>
Id: 6/23

A

A

B


B

C

C

D

D

**JUMPER SETTINGS**

PROM TYPE	JP21	JP27
28256	A14	12
27512	A15	A14
27256	12	A14
27128	12	12

JP30 - EEPROM Write Mode  
12 Normal Read Only  
23 Enable Write (28256)

**Notes:**  
- JP21 controls Pin 1, and JP27 Pin 27  
- Bridging 1&2 Provides Logic Level 1  
- Bridging 2&3 Provides Logic Level 0

Recommend EEPROM:

Manufacturer : Microchip Technology  
Part Number : AT28C256-15PU  
Description : EEPROM Memory IC 256Kbit Parallel 150 ns 28-PDIP

**SYSTEM ROM****Mark Pruden**

Sheet: /ROM/  
File: TRS80MP\_ROM.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4	Date: 2026-02-08
KiCad E.D.A. 9.0.4	

Rev: 2b
Id: 7/23

A

A

B

B


C

C

D

D

### 32 CHAR MODE CONTROL



handles 32 character / 64 character mode timing

### VIDEO MODEL CONTROL

**Mark Pruden**


Sheet: /Video\_Mode/  
File: TRS80MP\_VID\_MODE.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4

**Rev: 2b**  
Id: 10/23

### VIDEO TIMING (COUNTERS)



divides and count system clock to produce video structure

#### VIDEO TIMING

#### Mark Pruden

Sheet: /Video Timing/  
File: TRS80MP\_VID\_TIM.kicad\_sch


#### Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4

Rev: 2b  
Id: 11/23


A

A




B

B





dual port video ram used by CPU and video subsystem

**VIDEO RAM****Mark Pruden**Sheet: /Video RAM/  
File: TRS80MP\_VID\_RAM.kicad\_sch**Title: TRS-80 Model 1K**Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4Rev: 2b  
Id: 12/23



### SYNC PULSE GENERATION



generates the video sync signals

#### VIDEO SYNC GENERATION

Mark Pruden

Sheet: /Video Sync Gen/  
File: TRS80MP\_VID\_SYNC.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4 Date: 2026-02-08

KiCad E.D.A. 9.0.4

Rev: 2b

Id: 14/23

#### THEORY OF OPERATION

HDRV/VDRV signal goes high at the end of the visible raster. This triggers the monostable multivibrator (rising edge). This forces  $\bar{Q}$  to a low state. At the completion of the pulse  $Q$  goes high, which triggers second (rising edge) multivibrator. The output of the second multivibrator  $Q$  is the H/VSYNC pulse.

The first delay is to the start of the sync pulse  
The second delay is the length of the sync pulse

#### CALIBRATION

R17 & R19 are primary timing resistors, and have been chosen to ensure that by themselves the pulse duration is slightly long. Pulse duration can be adjusted via trimming resistor.

R16 & R18 are trimming resistors and should be matched based on the other components.  
The values given are calculated and are based on 100% accuracy of other components. e.g Capacitor

Exact values can only be determined via measurement.  
I suggest initially leaving them un-populated, then measure pulse duration (using oscilloscope) trying different values (for R16 R18) until the pulse duration is correct.

Increasing its value (or omitting it entirely) will lengthen the delay, decreasing its value will shorten the delay. Once correct values have been determined they can be soldered.

This process can be done without other major components (e.g. CPU/RAM/ROM) being inserted.

H Sync Pulse Duration should be 4.7  $\mu$ s  
V Sync Pulse Duration should be 256  $\mu$ s

#### ALTERNATELY

Vertical "V" and Horizontal "H" sync pulses are combined -> SYNC  
Previously 4 NAND gates used



1 2 3 4 5 6

A

A

B


B

C

C

D

D



combines video pixel and sync signals to produce composite video

#### VIDEO OUTPUT

**Mark Pruden**


Sheet: /Video\_Output/  
File: TRS80MP\_VID\_OUT.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4

**Rev: 2b**  
Id: 15/23

1 2 3 4 5 6



1


2

3

4

5

6



A

A

B

B

C

C

D

D

### ALPHA JOYSTICK PORT

(actually it is TRISSTICK)

**DBP Joystick Pin**


\ o5	o4	o3	o2	o1 /
\ o9	o8	o7	o6 /	

1 Up / Forward  
2 Down / Back  
3 Left  
4 Right  
5 -  
6 Button 1  
7 +5V (\*)  
8 GND  
9 Button 2 (\*)  
\*(optional)

**IDC Cable Pin**

1	9	7	5	3	1
10	8	6	4	2	

1 Up / Forward  
2 Button 1  
3 Down / Back  
4 +5V (\*)  
5 Left  
6 GND  
7 Right  
8 Button 2 (\*)  
9 -  
\*(optional)



### ALPHA JOYSTICK PORT


**Mark Pruden**

Sheet: /Alpha Joystick/  
File: TRS80MP\_ALPHA.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4

**Rev: 2b**  
Id: 24/23



keyboard input connection and buffering

#### KEYBOARD

Mark Pruden

Sheet: /Keyboard/  
File: TRS80MP\_KEYBOARD.kicad\_sch


**Title: TRS-80 Model 1K**

Size: A4 Date: 2026-02-08  
KiCad E.D.A. 9.0.4

Rev: 2b  
Id: 25/23

A

A



**TRS-80 EXPANSION EDGE CONNECTOR**

PINS 3 (RAS), 16 (MUX)  
for Dynamic RAM refresh  
are no longer Supported

The pins are exposed  
and can be utilised  
in future via these TP's

TP3  
TestPoint  
IOPIN3

TP16  
TestPoint  
IOPIN16

**INTERNAL EXPANSION HEADER**

5 Volt Power for Internal Peripial.

main TRS-80 system expansion bus

EXPANSION I/O

**Mark Pruden**

Sheet: /Expansion IO/  
File: TRS80MP\_EXPANSION.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4	Date: 2026-02-08
KiCad E.D.A. 9.0.4	Rev: 2b
	Id: 26/23

1

2

3

4

5

6

$$\begin{aligned} I &= V/R \\ 50mA &= 5v / 100 \text{ ohms} \\ W &= V * I \\ 0.25W &= 5 * .05 \end{aligned}$$

A

A

B


B

C

C

D

D



power input, switching, and primary input caps

**POWER INPUT****Mark Pruden**

Sheet: /Power Input/  
File: TRS80MP\_POWER.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4	Date: 2026-02-08
KiCad E.D.A. 9.0.4	

<b>Rev: 2b</b>
Id: 27/23

1

2

3

4

5

6

1


2

3

4

5

6



#### POWER DECOUPLING CAPACITORS


**Mark Pruden**


Sheet: /Power Decoupling/  
File: TRS80MP\_DECOUPLE.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4	Date: 2026-02-08
KiCad E.D.A. 9.0.4	

Rev: 2b
Id: 29/23






A

**TRS-80 MOUNTING HOLES**

-  H1 MountingHole
-  H2 MountingHole
-  H3 MountingHole
-  H4 MountingHole
-  H5 MountingHole
-  H6 MountingHole
-  H7 MountingHole
-  H8 MountingHole

B

**PROTOTYPE AREAS**


C

**INTERNAL EXPANSION**

-  H10 MountingHole
-  H11 MountingHole
-  H12 MountingHole
-  H13 MountingHole

designed for mounting a PCB  
to the Internal expansion IO

D

**MECHANICAL HARDWARE****Mark Pruden**

Sheet: /Hardware/  
File: TRS80MP\_HW.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4	Date: 2026-02-08
KiCad E.D.A. 9.0.4	

Rev: 2b
Id: 32/23