


Id: 2/23




U46C
74HCT00

Enable Data/Address/Control
from CPU onto main BUS's

From CPU BUSACK 9 10 ENABLE

```
graph LR; CPU[From CPU] -- BUSACK --> 9; 9 --- 10; 9 --> NAND[U46C 74HCT00]; 10 --> NAND; NAND -- 8 --> ENABLE[ENABLE];
```

<https://github.com/RetroStack/TRS-80-Model-I-Arduino-Library/blob/main/docs/TESTMod.md>



A Model 1 hardware design issue prevents correct Interrupt handling of IM0 and IM2. This is where the interrupting device places data on the main data bus (instruction or vector) for the CPU to process. Input M1 was added to fix this and allow for Interrupt handling.

[illegible]

Consider / substitute Use of HCT365 which has single channel with 2 enables


The diagram illustrates the internal structure of the 74HCT244 dual buffer IC. It consists of two identical 8-bit buffers, U68 and U49. Each buffer has 8 inputs (I0a-I7a, I0b-I7b), 8 outputs (O0a-O7a, O0b-O7b), and control pins (OEa, OEb). The inputs are connected to the data bus ZA[0..15]. The outputs are connected to the data bus A[0..15]. The ENABLE pin of U49 is connected to a green line labeled ENABLE. The outputs are connected to 8-bit shift registers RN8 and RN9, which are powered by +5V and GND.


[illegible]

Consider use of 74LS245 for Schmitt Inputs.
HCT part doesnt have this, noise issues.

| | |
|--|--|
| | |
| | |


Id: 4/23





Id: 6/23

MAIN SYSTEM ROM



JUMPER SETTINGS

| PROM TYPE | JP21 | JP27 |
|-----------|------|------|
| 28256 | A14 | 12 |
| 27512 | A15 | A14 |
| 27256 | 12 | A14 |
| 27128 | 12 | 12 |

JP30 - EEPROM Write Mode
12 Normal Read Only
23 Enable Write (28256)

Notes:
- JP21 controls Pin 1, and JP27 Pin 27
- Bridging 1&2 Provides Logic Level 1
- Bridging 2&3 Provides Logic Level 0

Recommend EEPROM:

Manufacturer : Microchip Technology
Part Number : AT28C256-15PU
Description : EEPROM Memory IC 256Kbit Parallel 150 ns 28-PDIP

SYSTEM ROM

Mark Pruden

Sheet: /ROM/
File: TRS80MP_ROM.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2026-02-08

KiCad E.D.A. 9.0.4

Rev: 2b

Id: 7/23

32 CHAR MODE CONTROL



SHIFT — TP105 TestPoint
LATCH — TP106 TestPoint

handles 32 character / 64 character mode timing

VIDEO MODEL CONTROL

Mark Pruden

Sheet: /Video Mode/
File: TRS80MP_VID_MODE.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08


KiCad E.D.A. 9.0.4


Rev: 2b

Id: 10/23




Id: 11/23





SYNC PULSE GENAERATION



THEORY OF OPERATION

HDRV/VDRV signal goes high at the end of the visible raster. This triggers the monostable multivibrator (rising edge). This forces Q to a low state. At the completion of the pulse Q goes high, which triggers second (rising edge) multivibrator. The output of the second multivibrator Q is the H/VSYNC pulse.

The first delay is to the start of the sync pulse
The second delay is the length of the sync pulse

CALIBRATION

R17 & R19 are primary timing resistors, and have been chosen to ensure that by themselves the pulse duration is slightly long. Pulse duration can be adjusted via trimming resistor.

R16 & R18 are trimming resistors and should be matched based on the other components. The values given are calculated and are based on 100% accuracy of other components, e.g. Capacitor

Exact values can only be determined via measurement. I suggest initially leaving them unpopulated, then measure pulse duration (using oscilloscope) trying different values (for R16 R18) until the pulse duration is correct.

Increasing its value (or omitting it entirely) will lengthen the delay, decreasing its value will shorten the delay. Once correct values have been determined they can be soldered.

This process can be done without other major components (e.g. CPU/RAM/ROM) being inserted.

H Sync Pulse Duration should be 4.7 uS
V Sync Pulse Duration should be 256 uS

ALTERNATELY

The indicated values can be used, however C106 & C108 (specifically) should be chosen for their accuracy and resilience to temperature differences, i.e. COG

generates the video sync signals

VIDEO SYNC GENERATION

Mark Pruden

Sheet: /Video Sync Gen/
File: TRS80MP_VID_SYNC.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08

KiCad E.D.A. 9.0.4



Rev: 2b

Id: 14/23



Id: 20/23

CASSETTE INPUT STAGE



| | | |
|--|------------------|-----------|
| analog cuircuitry to convert incoming cassette signal to digital | | |
| CASSETTE ANALOG INPUT | | |
| Mark Pruden | | |
| Sheet: /Cassette Input/ File: TRS80MP_CASS_IN.kicad_sch | | |
| Title: TRS-80 Model 1K | | |
| Size: A4 | Date: 2026-02-08 | Rev: 2b |
| KiCad E.D.A. 9.0.4 | | Id: 21/23 |

ALPHA JOYSTICK PORT

(actually it is TRISSTICK)

DBP Joystick Pin

| | | | | |
|----|----|----|----|----|
| o5 | o4 | o3 | o2 | o1 |
| o9 | o8 | o7 | o6 | |

1 Up / Forward
2 Down / Back
3 Left
4 Right
5 -
6 Button 1
7 +5V (*)
8 GND
9 Button 2 (*)
*(optional)


IDC Cable Pin

| | | | | |
|----|---|---|---|---|
| 9 | 7 | 5 | 3 | 1 |
| 10 | 8 | 6 | 4 | 2 |

1 Up / Forward
2 Button 1
3 Down / Back
4 +5V (*)
5 Left
6 GND
7 Right
8 Button 2 (*)
9 -
*(optional)

Atari Pinout Guide
<https://www.epanorama.net/documents/joystick/atariystick.html>

Needs a cross wired DB9 cable:
<https://www.scantips.com/serial-db9.html>



ALPHA JOYSTICK PORT

Mark Pruden

Sheet: /Alpha Joystick/
File: TRS80MP_ALPHA.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08

KiCad E.D.A. 9.0.4


Rev: 2b

Id: 24/23



| | | |
|---|------------------|---------|
| keyboard input connection and buffering | | |
| KEYBOARD | | |
| Mark Pruden | | |
| Sheet: /Keyboard/ | | |
| File: TRS80MP_KEYBOARD.kicad_sch | | |
| Title: TRS-80 Model 1K | | |
| Size: A4 | Date: 2026-02-08 | Rev: 2b |
| KiCad E.D.A. 9.0.4 | Id: 25/23 | |

TRS-80 EXPANSION EDGE CONNECTOR





TP3
TestPoint
IOPIN3

TP16
TestPoint
IOPIN16

PINS 3 (RAS), 16 (MUX)
for Dynamic RAM refresh
are no longer Supported

The pins are exposed
and can be utilised
in future via these TP's

INTERNAL EXPANSION HEADER



main TRS-80 system expansion bus

EXPANSION I/O

Mark Pruden

Sheet: /Expansion IO/
File: TRS80MP_EXPANSION.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2026-02-08

KiCad E.D.A. 9.0.4

Rev: 2b

Id: 26/23

$I = V/R$
 $50\text{mA} = 5\text{V} / 100\text{ ohms}$
 $W = V * I$
 $0.25\text{W} = 5 * .05$



power input, switching, and primary input caps

POWER INPUT

Mark Pruden

Sheet: /Power Input/
File: TRS80MP_POWER.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08


KiCad E.D.A. 9.0.4


Rev: 2b

Id: 27/23



| | |
|---|----------------------|
| POWER DECOUPLING CAPACITORS | |
| Mark Pruden | |
| Sheet: /Power Decoupling/ File: TRS80MP_DECOUPLE.kicad_sch | |
| Title: TRS-80 Model 1K | |
| Size: A4 | Date: 2026-02-08 |
| KiCad E.D.A. 9.0.4 | Rev: 2b Id: 29/23 |





TRS-80 MOUNTING HOLES


- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole
- H5 MountingHole
- H6 MountingHole
- H7 MountingHole
- H9 MountingHole
- H8 MountingHole

INTERNAL EXPANSION

- FREHD BOARD
- H10 MountingHole
 - H11 MountingHole
 - H12 MountingHole
 - H13 MountingHole

designed for mounting a PCB
to the Internal expansion IO

PROTOTYPE AREAS



Jumpers for BOM (only) used to bridge Config Pin Headers



MECHANICAL HARDWARE

Mark Pruden

Sheet: /Hardware/
File: TRS80MP_HW.kicad_sch

Title: TRS-80 Model 1K

Size: A4 Date: 2026-02-08

KiCad E.D.A. 9.0.4

Rev: 2b

Id: 32/23