




Id: 2/23



## BUS CONTROL LOGIC

A logic 0 on BUSACK  
input tri-states  
A0-A15, D0-D7, WR\*,  
RD\*, IN\*, OUT\*, RAS\*




Input **BUSACK** was originally sourced from **TEST** <Credit Marcel Erz>  
<https://github.com/RetroStack/TRS-80-Model-1-Arduino-Library/blob/main/docs/TESTMod.md>


Input **M1** was added to account for interrupt handling. Without M1 interrupt modes IM0 and IM2 (which require peripheral to place byte on DataBus) will not be buffered back to CPU data bus

The Model 1 hardware design issue prevents correct interrupt handling of IM0 and IM2. This is where the interrupting device places data on the main data bus (instruction or vector) for the CPU to process. For this reason only IM1 could realistically be used on the M1


## ADDRESS BUS BUFFERS



## CONTROL BUS BUFFERS



## DATA BUS BUFFERS



Consider use of 74LS245 for Schmitt Inputs.  
HCT part doesn't have this, noise issues.

Links Z80 to main system bus

CPU BUS

Mark Pruden

Sheet: /CPU BUS/  
File: TRS80MP\_CPU\_BUS.kicad\_sch

**Title: TRS-80 Model 1K**


Size: A4 Date: 2025-09-24


KiCad E.D.A. 9.0.4

Rev: 2


Id: 4/23

MREQ ○ TP42TestPoint  
IN ○ TP43TestPoint  
OUT ○ TP44TestPoint  
RD ○ TP45TestPoint  
WR ○ TP46TestPoint





# MAIN SYSTEM ROM



## JUMPER SETTINGS

PROM TYPE	JP21	JP27
28256	A14	12
27512	A15	A14
27256	12	A14
27128	12	12

JP30 - EEPROM Write Mode  
12 Normal Read Only  
23 Enable Write (28256)

Notes:  
- JP21 controls Pin 1, and JP27 Pin 27  
- Bridging 1&2 Provides Logic Level 1  
- Bridging 2&3 Provides Logic Level 0

Recommend EEPROM:

Manufacturer : Microchip Technology  
Part Number : AT28C256-15PU  
Description : EEPROM Memory IC 256Kbit Parallel 150 ns 28-PDIP

SYSTEM ROM

Mark Pruden

Sheet: /ROM/  
File: TRS80MP\_ROM.kicad\_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-09-24

KiCad E.D.A. 9.0.4

Rev: 2

Id: 7/23

## 32 CHAR MODE CONTROL



handles 32 character / 64 character mode timing

## VIDEO MODEL CONTROL

Mark Pruden

Sheet: /Video Mode/  
File: TRS80MP\_VID\_MODE.kicad\_sch

**Title:** TRS-80 Model 1K

Size: A4	Date: 2025-09-24
----------	------------------

KiCad E.D.A. 9.0.4


Rev: 2

Id: 10/23

SHIFT TP105 TestPoint  
LATCH TP106 TestPoint



## VIDEO TIMING (COUNTERS)



divides and count system clock to produce video structure

VIDEO TIMING

**Mark Pruden**

Sheet: /Video Timing/  
 File: TRS80MP\_VID\_TIM.kicad\_sch

**Title: TRS-80 Model 1K**

Size: A4 Date: 2025-09-24


KiCad E.D.A. 9.0.4

**Rev: 2**


Id: 11/23

VDRV TP112 TestPoint  
 HDRV TP113 TestPoint





## SYNC PULSE GENERATION



R17 & R19 are primary timing resistors, and have been chosen to ensure that by themselves the pulse duration is slightly long. Pulse duration can be adjusted via trimming resistor.

R16 & R18 are trimming resistors and should be matched based on the the other components.  
The values given are calaulated and are based on 100% accuracy of other components. e.g Capacitor

Exact values can only be determined via measurement. I suggest initially leaving them un-populated, then measure pulse duration (using oscilloscope) trying different values (for R16 R18) until the pulse duration is correct.

Increasing its value (or omitting it entirely) will lengthen the delay, decreasing its value will shorten the delay. Once correct values have been determined they can be soldered.


This process can be done without other major components (e.g. CPU/RAM/ROM) being inserted.

H Sync Pulse Duration should be 4.7  $\mu$ S  
V Sync Pulse Duration should be 256  $\mu$ S

### ALTERNATELY

The indicated values can be used, however C106 & C108 (specifically) should be chosen for there accuracy and resilience to temperate differences. i.e. COG

U32A  
74HCT86



Vertical "V; and Horizontal "H"  
sync pulses are combined -> SYNC  
Previously 4 NAND gates used

VSYNC TP141 TestPoint  
HSYNC TP142 TestPoint

generates the video sync signals

## VIDEO SYNC GENERATION

Mark Pruden

Sheet: /Video Sync Gen/  
File: TRS80MP\_VID\_SYNC.kicad\_sch

Title: TRS-80 Model 1K

Size: A4	Date: 2025-09-24
----------	------------------

KiCad E.D.A. 9.0.4



Rev: 2

Id: 14/23



Id: 20/23

CASSETTE INPUT STAGE



analog cuircuitry to convert incoming cassette signal to digital		
CASSETTE ANALOG INPUT		
Mark Pruden		
Sheet: /Cassette Input/ File: TRS80MP_CASS_IN.kicad_sch		
Title: TRS-80 Model 1K		
Size: A4	Date: 2025-09-24	Rev: 2
KiCad E.D.A. 9.0.4		Id: 21/23

(actually it is TRISSTICK)



	9	7	5	3	1
	10	8	6	4	2

---

IDC Cable Pin  
 1 Up / Forward  
 2 Button 1  
 3 Down / Back  
 4 +5V (\*)  
 5 Left  
 6 GND  
 7 Right  
 8 Button 2 (\*)  
 9 -  
 \* (optional)

Atari Pinout Guide  
<https://www.epanorama.net/documents/joystick/ataristick.html>

Needs a cross wired DB9 cable:  
<https://www.scantips.com/serial-db9.html>

ALPHA MAPPING	
DIR	BIT USED
UP	0
DOWN	1
LEFT	2
RIGHT	3
FIRE	4 (Mode 5)
FIRE2	5 (optional)

Fire setting bits 0, 1  
currently not supported

Bit 5 is mapped to  
optional second button

Mark Pruden

Sheet: /Alpha Joystick/  
File: TRS80MP\_ALPHA.kicad\_sch

**Title: TRS-80 Model 1K**


Size: A4	Date: 2025-09-24
----------	------------------

KiCad E.D.A. 9.0.4

Rev: 2


Id: 24/23





keyboard input connection and buffering		
KEYBOARD		
Mark Pruden		
Sheet: /Keyboard/ File: TRS80MP_KEYBOARD.kicad_sch		
<b>Title: TRS-80 Model 1K</b>		
Size: A4	Date: 2025-09-24	Rev: 2
KiCad E.D.A. 9.0.4	Id: 25/23	

TRS-80 EXPANSION EDGE CONNECTOR





TP3  
TestPoint  
IOPIN3

TP16  
TestPoint  
IOPIN16

PINS 3 (RAS), 16 (MUX)  
for Dynamic RAM refresh  
are no longer Supported

The pins are exposed  
and can be utilised  
in future via these TP's

INTERNAL EXPANSION HEADER



main TRS-80 system expansion bus

EXPANSION I/O

Mark Pruden

Sheet: /Expansion IO/  
File: TRS80MP\_EXPANSION.kicad\_sch



Title: TRS-80 Model 1K

Size: A4 Date: 2025-09-24


KiCad E.D.A. 9.0.4


Rev: 2

Id: 26/23




power input, switching, and primary input caps		
POWER INPUT		
Mark Pruden		
Sheet: /Power Input/ File: TRS80MP_POWER.kicad_sch		
Title: TRS-80 Model 1K		
Size: A4	Date: 2025-09-24	Rev: 2
KiCad E.D.A. 9.0.4	Id: 27/23	





POWER TO LOGIC GATES		
Mark Pruden		
Sheet: /Power for Gates/ File: TRS80MP_POW_GATE.kicad_sch		
Title: TRS-80 Model 1K		
Size: A4	Date: 2025-09-24	Rev: 2
KiCad E.D.A. 9.0.4		Id: 30/23



TRS-80 MOUNTING HOLES


- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole
- H5 MountingHole
- H6 MountingHole
- H7 MountingHole
- H9 MountingHole
- H8 MountingHole

INTERNAL EXPANSION

- FREHD BOARD
- H10 MountingHole
  - H11 MountingHole
  - H12 MountingHole
  - H13 MountingHole

designed for mounting a PCB  
to the internal expansion IO

PROTOTYPE AREAS



Jumpers for BOM (only) used to bridge Config Pin Headers



MECHANICAL HARDWARE

Mark Pruden

Sheet: /Hardware/  
File: TRS80MP\_HW.kicad\_sch

Title: TRS-80 Model 1K

Size: A4

Date: 2025-09-24

KiCad E.D.A. 9.0.4

Rev: 2

Id: 32/23