

Mark Pruden

Sheet: /CLOCK/
File: TRS80IJP_CLOCK.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8

Rev: 1b

Id: 2/21



Mark Pruden

Sheet: /CPU/
File: TRS80IJP_CPU.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8


Rev: 1b

Id: 3/21


CONTROL BUS BUFFERS




ADDRESS BUS BUFFERS



DATA BUS BUFFERS



A logic 0 on TEST*
input tri-states
A0-A15, D0-D7, WR*,
RD*, IN*, OUT*, RAS*



Mark Pruden

Sheet: /CPU_BUS/
File: TRS80IJP_MEMORY.kicad_sch



Title: TRS-80 Model 1K

Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8

Rev: 1b

Id: 4/21



Mark Pruden

Sheet: /DECODING/
File: TRS80IJP_ADDRESS.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8

Rev: 1b

Id: 5/21



Manufacturer : Alliance Memory, Inc.
Part Number : AS6C1008-55PCN
Description : SRAM - Asynchronous Memory IC 1Mbit Parallel 55 ns 32-SOP

Mark Pruden

Sheet: /RAM/
File: TRS80IJP_RAM.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2025-08-28


KiCad E.D.A. 8.0.8

Rev: 1b

Id: 6/21



32 CHAR MODE CONTROL



Mark Pruden

Sheet: /VIDEO MODE/
File: TRS80IJP_VIDMODE.kicad_sch

Title: TRS-80 Model 1K





Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8

Rev: 1b



Id: 10/21

VIDEO TIMING (COUNTERS)



Z7(v4)
Z28(v2)
Z34(v1 v34) Z35(v3)
U7 REPLACES Z7 and Z28

Jumpers JP6 JP7 JP8 JP10
Control Video Frequency
Shorting 1,2 -> 60 Hz
Shorting 2,3 -> 50 Hz



Mark Pruden

Sheet: /VIDEO TIMING/
File: TRS80IJP_TIMING.kicad_sch


Title: TRS-80 Model 1K


Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8

Rev: 1b

Id: 11/21





	SW1	SW2	SW3	SW4
28256	OFF	A14	A13	A12
27512	A14	A15	A13	A12
27256	A14	ON	A13	A12
27128	OFF	ON	A13	A12
2764	OFF	ON	---	A12


Mark Pruden


Sheet: /VIDEO GEN/
File: TRS80IJP_VIDEO.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2025-08-28
KiCad E.D.A. 8.0.8



Rev: 1b
Id: 13/21







KEYBOARD CONNECTOR



Mark Pruden

Sheet: /KEYBOARD/
File: TRS801JP_KB_CONN.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-08-28

KiCad E.D.A. 8.0.8



Rev: 1b

Id: 21/21

EXPANSION EDGE CONNECTOR



INTERNAL EXPANSION HEADER



Mark Pruden

Sheet: /EXPANSION-I-O/
File: TRS80IJP_KEYBOARD.kicad_sch

Title: TRS-80 Model 1K


Size: A4


Date: 2025-08-28


Rev: 1b

KiCad E.D.A. 8.0.8


Id: 22/21















Spare Gates are SHOWN in general PHYSICAL LOCATION on the Board



think move 2 used inverters to NAND and Delete Inverters



NOTE From Tech Manual -> REMOVED this and Grounded Pins
Notice pins 6 and 7 of Z58. These inputs are used to clear the counter to zero. If you find CTR on sheet 1, you will see it comes from inverter Z42, pin 8, which controls the CPU CLK divider. Normally, CTR is held low. Only during automatic testing at the factory is CTR allowed to go high and clear Z58. You might find "A" and "D" Level Boards with Z58, pins 6 and 7, simply tied to ground.

Mark Pruden	
Sheet: /SPARE GATES/	
File: TRS80IJP_SPARE.kicad_sch	
Title: TRS-80 Model 1K	
Size: A4	Date: 2025-08-28
KiCad E.D.A. 8.0.8	Rev: 1b
	Id: 27/21


MOUNTING HOLES

- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole
- H5 MountingHole
- H6 MountingHole
- H7 MountingHole
- H9 MountingHole
- H8 MountingHole



Jumpers for BOM (only) used to bridge Config Pin Headers

PROTOTYPE AREAS



Mark Pruden		
Sheet: /HARDWARE/		
File: TRS801JP_HW.kicad_sch		
Title: TRS-80 Model 1K		
Size: A4	Date: 2025-08-28	Rev: 1b
KiCad E.D.A. 8.0.8		Id: 28/21