


Sheet: /		
File: TRS801JP_1.kicad_sch		
Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.8		Id: 1/22

HARI  
File:  
Unitt  
File:




Sheet: /CLOCK/  
File: TRS80IJP\_CLOCK.kicad\_sch

**Title:**


Size: A4  
KiCad E.D.A. 8.0.8

Date:


Rev:  
Id: 2/22




## CONTROL BUS BUFFERS




## ADDRESS BUS BUFFERS



## DATA BUS BUFFERS



A logic 0 on TEST\*  
input tri-states  
A0-A15, D0-D7, WR\*,  
RD\*, IN\*, OUT\*, RAS\*



Sheet: /CPU\_BUS/  
File: TRS80IJP\_MEMORY.kicad\_sch

Title:


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.8

Id: 4/22



Sheet: /DECODING/  
File: TRS80IJP\_ADDRESS.kicad\_sch

**Title:**


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.8

Id: 5/22



Manufacturer : Alliance Memory, Inc.  
Part Number : AS6C1008-55PCN  
Description : SRAM - Asynchronous Memory IC 1Mbit Parallel 55 ns 32-SOP

Sheet: /RAM/  
File: TRS80IJP\_RAM.kicad\_sch


**Title:**

Size: A4  
KiCad E.D.A. 8.0.8


Date:

Rev:

Id: 6/22



# 32 CHAR MODE CONTROL



Sheet: /VIDEO MODE/  
File: TRS80IJP\_VIDMODE.kicad\_sch

## Title:

Size: A4

Date:





Rev:

KiCad E.D.A. 8.0.8

Id: 10/22





## VIDEO TIMING (COUNTERS)



Z7(v4)  
Z28(v2)  
Z34(v1 v34) Z35(v3)  
U7 REPLACES Z7 and Z28

Jumps JP6 JP7 JP8 JP10  
Control Video Frequency  
Shorting 1,2 -> 60 Hz  
Shorting 2,3 -> 50 Hz



Sheet: /VIDEO TIMING/  
File: TRS80IJP\_TIMING.kicad\_sch

**Title:**


Size: A4

Date:


**Rev:**


KiCad E.D.A. 8.0.8


Id: 11/22












KEYBOARD CONNECTOR



Sheet: /KEYBOARD/  
File: TRS801JP\_KB\_CONN.kicad\_sch

Title:

Size: A4


Date:

Rev:



KiCad E.D.A. 8.0.8

Id: 21/22

## EXPANSION EDGE CONNECTOR



## INTERNAL EXPANSION HEADER



Sheet: /EXPANSION-I-O/  
File: TRS80JP\_KEYBOARD.kicad\_sch

**Title:**

Size: A4


Date:

**Rev:**

KiCad E.D.A. 8.0.8

Id: 22/22





Sheet: /POWER/  
File: TRS80IJP\_POWER.kicad\_sch

**Title:**


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.8

Id: 23/22



Sheet: /GATE POWER/  
File: TRS801JP\_POW\_C.kicad\_sch

**Title:**


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.8

Id: 25/22



Sheet: /DECOUPLING/  
File: TRS80JP\_DECOUPLE.kicad\_sch

**Title:**

Size: A4


Date:

Rev:







KiCad E.D.A. 8.0.8

Id: 26/22

Spare Gates are SHOWN in general PHYSICAL LOCATION on the Board



think move 2 used Inverters to NAND and Delete Inverters



NOTE From Tech Manual -> REMOVED this and Grounded Pins  
Notice pins 6 and 7 of Z58. These inputs are used to clear the counter to zero. If you find CTR on sheet 1, you will see it comes from inverter Z42, pin 8, which controls the CPU CLK divider. Normally, CTR is held low. Only during automatic testing at the factory is CTR allowed to go high and clear Z58. You might find "A" and "D" Level Boards with Z58, pins 6 and 7, simply tied to ground.


Sheet: /SPARE GATES/  
File: TRS80IJP\_SPARE.kicad\_sch

Title:		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.8		Id: 27/22

## MOUNTING HOLES

- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole
- H5 MountingHole
- H6 MountingHole
- H7 MountingHole
- H9 MountingHole
- H8 MountingHole

## PROTOTYPE AREAS



Sheet: /HARDWARE/  
File: TRS801JP\_HW.kicad\_sch

### Title:


Size: A4

Date:

Rev:

KiCad E.D.A. 8.0.8

Id: 28/22



Sheet: /Untitled Sheet/		
File: untitled.kicad_sch		
<b>Title:</b>		
Size: A4	Date:	Rev:
KiCad E.D.A. 8.0.8	Id: 50/22	