

ldea 85Mhz crystal Divide by 8=10.6250Mhz variance = 0.18% use a 5N74F161A to divide


# ALTERNATE CLOCK - DIP-14 CAN Oscillator

(U50) - 74HCU04 can be replaced with a DIP 14 CAN Oscillator. Noting: \* Pin 1 = Output Enable (High) \* Pin 7 = GND


- \* Pin 8 = Clock Outuput
- \* Pin 16 = VCC

(Then discrete components Y1, R56, R57, C60, C61 can be excluded.)

Consider Programmed 10.645 Mhz oscillator https://www.digikey.com.au/en/products/detail/ecs-inc/ECS-P145-AN/502317



Main clock generation for CPU and video						
CLOCK						
Mark Pruden						
Sheet: /Clock/ File: TRS80MP_C	LOCK.kicad_sch		D			
Title: TRS-8	0 Model 1K					
Size: A4	Date: 2025-10-23	Rev: 2a	ıl			
KiCad E.D.A. 9.0	.4	ld: 2/23	П			





ĪN


A Model 1 hardware design issue prevents correct handling of TEST BUSREQ bus signal. The issue results in a CPU error since the BUS is prematurely disconnected.

BUSACK (above) correctly handles this — Credit goes to : MARCEL ERZ

https://github.com/RetroStack/TRS-80-Model-I-Arduino-Library/blob/main/docs/TESTMod.md





A Model 1 hardware design issue prevents correct Interrupt handling of IMO and IM2. This is where the interrupting  $\underline{\text{device}}$  places data on the main data bus (instruction or vector) for the CPU to process. Input MI was added to fix this and allow for Interrupt handling.




Consider / substitute Use of HCT365 which has single chanel with 2 enables


## ADDRESS BUS BUFFERS














## JUMPER SETTINGS

PROM TYPE JP21 JP27 28256 A14 12 A15 27512 A14 27256 12 A14 27128 12 12

JP30 - EEPROM Write Mode 12 Normal Read Only

23 Enable Write (28256)

Notes:

- JP21 controls Pin 1, and JP27 Pin 27

- Bridging 1&2 Provides Logic Level 1

- Bridging 2&3 Provides Logic Level 0

## Recommend EEPROM:

Manufacturer : Microchip Technology Part Number : AT28C256-15PU Description : EEPROM Memory IC 256Kbit Parallel 150 ns 28-PDIP

# SYSTEM ROM


### Mark Pruden


Sheet: /ROM/


File: TRS80MP\_ROM.kicad\_sch


# Title: TRS-80 Model 1K

Size: A4 Date: 2025-10-23 Rev: 2a KiCad E.D.A. 9.0.4 ld: 7/23













#### THEORY OF OPERATION HDRV/VDRV signal goes high at the end of the visable raster. This triggers the monostable multivibrator (rising edge). This force $\overline{\mathbb{Q}}$ SYNC PULSE GENAERATION to a low state. At the compeltion of the pulse Q goes high, which triggers second (rising edge) multivibrator. The output of the second multivibrator Q is the H/VSYNC pulse. R16 +57 The first delay is to the start of the sync pulse The second delay is the ength of the sync pulse 62K HORIZONTAL delay from horizontal raster end to HSYNC CALIBRATION R17 Pulse (H Position) 7K5 R17 & R19 are primary timing resistors, and have been chosen to ensure that by themselves the pulse duraton is slightly long. Pulse duration can be adjusted via trimming resistor. C5 C6 HSync Pulse duration 1nF 5% COG 1nF 5% COG Tuned for 4.7uS R16 & R18 are trimming resistors and should be matched based on the other components. The values given are calculated and are based on 100% accuracy of other components, e.g Capacitor R = 6714 ohmsHSYNC Exact values can only be determined via measurement. I suggest initially leaving them un-populated, then measure pulse duration (using oscilliscope) trying different values (for R16 R18) until the pulse HDRVDduration is correct. Increasing its value (or omitting it entirely) will lengthen the delay, decreasing its value will shorten the delay. Once correct values have been determined they can be soldered. U50A U50B 74HCT221 74HCT221 This process can be done without other major components (e.q. CPU/RAM/ROM) being inserted. U32A H Sync Pulse Duration should be 4.7 uS V Sync Pulse Duration should be 256 uS 74HCT86 ALTERANATELY DSYNC R18 The indicated values can be used, however C106 & C108 (specifically) should be chosen for there accuracy and resiliance to temperate differences. i.e. COG +51 24K **VERTICAL** Vertical "V: and Horizontal "H" delay from vertical sync pulses are combined -> SYNC raster end to VSYNC R19 Previously 4 NAND gates used Pulse (V Position) 4K3 C8 C7 100nF 5% COG VSync Pulse duration 1000nF Tuned for 256uS (4 Horizon Lines) R = 3657 ohms VSYNC <u>~ 11</u> CLR 12 × U51A U51B 74HCT221 74HCT221 generates the video sync signals VIDEO SYNC GENERATION Mark Pruden Sheet: /Video Sync Gen/ VSYNC O TP141 TestPoint File: TRS80MP\_VID\_SYNC.kicad\_sch HSYNC TP142 TestPoint Title: TRS-80 Model 1K Size: A4 Date: 2025-10-23 Rev: 2a KiCad E.D.A. 9.0.4 ld: 14/23





# CASSETTE INPUT STAGE





analog cuircuitry to convert incoming cassette signal to digital

CASSETTE ANALOG INPUT

## Mark Pruden

Sheet: /Cassette Input/ File: TRS80MP\_CASS\_IN.kicad\_sch

		iel 1k

 Size: A4
 Date: 2025-10-23
 Rev: 2a

 KiCad E.D.A. 9.0.4
 Id: 21/23

