


MASTER CLOCK




ALTERNATE CLOCK - DIP-14 CAN Oscillator

(U50) - 74HCU04 can be replaced with a DIP 14 CAN Oscillator. Noting:
* Pin 1 = Output Enable (High)
* Pin 7 = GND
* Pin 8 = Clock Output
* Pin 16 = VCC
(Then discrete components Y1, R56, R57, C60, C61 can be excluded.)

Consider Programmed 10.645 Mhz oscillator
<https://www.digikey.com.au/en/products/detail/ecs-inc/ECS-P145-AN/502317>

DONT RE-USE. This forms the main Oscillator



Main clock generation for CPU and video

CLOCK

Mark Pruden

Sheet: /Clock/
File: TRS80MP_CLOCK.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23

KiCad E.D.A. 9.0.4


Rev: 2a

Id: 2/23


Idea 85Mhz crystal Divide by 8 = 10.6250Mhz
variance = 0.18% use a 5N74F161A to divide



BUS CONTROL LOGIC




A Model 1 hardware design issue prevents correct handling of TEST BUSREQ bus signal. The issue results in a CPU error since the BUS is prematurely disconnected. BUSACK (above) correctly handles this – Credit goes to : MARCEL ERZ
<https://github.com/RetroStack/TRS-80-Model-1-Arduino-Library/blob/main/docs/TESTMod.md>




A Model 1 hardware design issue prevents correct Interrupt handling of IM0 and IM2. This is where the interrupting device places data on the main data bus (Instruction or vector) for the CPU to process. Input MI was added to fix this and allow for interrupt handling.

CONTROL BUS BUFFERS




Consider / substitute Use of HCT365 which has single channel with 2 enables

ADDRESS BUS BUFFERS



DATA BUS BUFFERS



Consider use of 74LS245 for Schmitt Inputs. HCT part doesnt have this, noise issues.

Links Z80 to main system bus

CPU BUS

Mark Pruden

Sheet: /CPU BUS/
 File: TRS80MP_CPU_BUS.kicad_sch


Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23


KiCad E.D.A. 9.0.4

Rev: 2a

Id: 4/23








Id: 6/23

MAIN SYSTEM ROM



JUMPER SETTINGS

PROM TYPE	JP21	JP27
28256	A14	12
27512	A15	A14
27256	12	A14
27128	12	12

JP30 - EEPROM Write Mode
12 Normal Read Only
23 Enable Write (28256)

Notes:
- JP21 controls Pin 1, and JP27 Pin 27
- Bridging 1&2 Provides Logic Level 1
- Bridging 2&3 Provides Logic Level 0

Recommend EEPROM:

Manufacturer : Microchip Technology
Part Number : AT28C256-15PU
Description : EEPROM Memory IC 256Kbit Parallel 150 ns 28-PDIP

SYSTEM ROM

Mark Pruden

Sheet: /ROM/
File: TRS80MP_ROM.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23

KiCad E.D.A. 9.0.4

Rev: 2a

Id: 7/23

32 CHAR MODE CONTROL



handles 32 character / 64 character mode timing

VIDEO MODEL CONTROL

Mark Pruden

Sheet: /Video Mode/
File: TRS80MP_VID_MODE.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23

KiCad E.D.A. 9.0.4

Rev: 2a

Id: 10/23

VIDEO TIMING (COUNTERS)



divides and count system clock to produce video structure

VIDEO TIMING

Mark Pruden

Sheet: /Video Timing/
 File: TRS80MP_VID_TIM.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23


KiCad E.D.A. 9.0.4

Rev: 2a


Id: 11/23

VDRV TP112 TestPoint
 HDRV TP113 TestPoint





SYNC PULSE GENAERATION



THEORY OF OPERATION

HDRV/VDRV signal goes high at the end of the visible raster. This triggers the monostable multivibrator (rising edge). This forces Q to a low state. At the completion of the pulse Q goes high, which triggers second (rising edge) multivibrator. The output of the second multivibrator Q is the H/VSYNC pulse.

The first delay is to the start of the sync pulse
The second delay is the length of the sync pulse

CALIBRATION

R17 & R19 are primary timing resistors, and have been chosen to ensure that by themselves the pulse duration is slightly long. Pulse duration can be adjusted via trimming resistor.

R16 & R18 are trimming resistors and should be matched based on the other components. The values given are calculated and are based on 100% accuracy of other components, e.g. Capacitor

Exact values can only be determined via measurement. I suggest initially leaving them unpopulated, then measure pulse duration (using oscilloscope) trying different values (for R16 R18) until the pulse duration is correct.

Increasing its value (or omitting it entirely) will lengthen the delay, decreasing its value will shorten the delay. Once correct values have been determined they can be soldered.

This process can be done without other major components (e.g. CPU/RAM/ROM) being inserted.

H Sync Pulse Duration should be 4.7 uS
V Sync Pulse Duration should be 256 uS

ALTERNATELY

The indicated values can be used, however C106 & C108 (specifically) should be chosen for their accuracy and resilience to temperature differences, i.e. COG

generates the video sync signals

VIDEO SYNC GENERATION

Mark Pruden

Sheet: /Video Sync Gen/
File: TRS80MP_VID_SYNC.kicad_sch


Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23

KiCad E.D.A. 9.0.4


Rev: 2a

Id: 14/23






AUDIO AMPLIFIER Header(s)



CASSETTE INPUT DATA BUFFER



primary cassette (port FF) input/output, and audio amplifier

CASSETTE INTERFACE

Mark Pruden

Sheet: /Cassette/
File: TRS80MP_CASS.kicad_sch

Title: TRS-80 Model 1K

Size: A4 Date: 2025-10-23



KiCad E.D.A. 9.0.4

Rev: 2a

Id: 20/23

Tim Halloran's VBLANK mod.
<https://github.com/hallorant/bigmit/tree/master/ta19demo>

CASSETTE INPUT STAGE



analog cuircuitry to convert incoming cassette signal to digital	
CASSETTE ANALOG INPUT	
Mark Pruden	
Sheet: /Cassette Input/ File: TRS80MP_CASS_IN.kicad_sch	
Title: TRS-80 Model 1K	
Size: A4	Date: 2025-10-23
KiCad E.D.A. 9.0.4	Rev: 2a Id: 21/23

(actually it is TRISSTICK)



Fire setting bits 0, 1
currently not supported

Bit 5 is mapped to
optional second button

Mark Pruden

Sheet: /Alpha Joystick/
File: TRS80MP_ALPHA.kicad_sch


Title: TRS-80 Model 1K

Size: A4	Date: 2025-10-23
----------	------------------

KiCad E.D.A. 9.0.4

Rev: 2a

Id: 24/23



keyboard input connection and buffering

KEYBOARD

Mark Pruden

Sheet: /Keyboard/
File: TRS80MP_KEYBOARD.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23

KiCad E.D.A. 9.0.4

Rev: 2a

Id: 25/23

TRS-80 EXPANSION EDGE CONNECTOR





TP3
TestPoint
IOPIN3

TP16
TestPoint
IOPIN16

PINS 3 (RAS), 16 (MUX)
for Dynamic RAM refresh
are no longer Supported

The pins are exposed
and can be utilised
in future via these TP's

INTERNAL EXPANSION HEADER



main TRS-80 system expansion bus

EXPANSION I/O

Mark Pruden

Sheet: /Expansion IO/
File: TRS80MP_EXPANSION.kicad_sch

Title: TRS-80 Model 1K


Size: A4 Date: 2025-10-23

KiCad E.D.A. 9.0.4

Rev: 2a

Id: 26/23

$I = V/R$
 $50\text{mA} = 5\text{V} / 100\text{ ohms}$
 $W = V * I$
 $0.25\text{W} = 5 * .05$



power input, switching, and primary input caps

POWER INPUT

Mark Pruden

Sheet: /Power Input/
File: TRS80MP_POWER.kicad_sch


Title: TRS-80 Model 1K

Size: A4 Date: 2025-10-23


KiCad E.D.A. 9.0.4

Rev: 2a


Id: 27/23



POWER DECOUPLING CAPACITORS	
Mark Pruden	
Sheet: /Power Decoupling/ File: TRS80MP_DECOUPLE.kicad_sch	
Title: TRS-80 Model 1K	
Size: A4	Date: 2025-10-23
KiCad E.D.A. 9.0.4	Rev: 2a Id: 29/23



POWER TO LOGIC GATES		
Mark Pruden		
Sheet: /Power for Gates/ File: TRS80MP_POW_GATE.kicad_sch		
Title: TRS-80 Model 1K		
Size: A4	Date: 2025-10-23	Rev: 2a
KiCad E.D.A. 9.0.4		Id: 30/23



TRS-80 MOUNTING HOLES


- H1 MountingHole
- H2 MountingHole
- H3 MountingHole
- H4 MountingHole
- H5 MountingHole
- H6 MountingHole
- H7 MountingHole
- H9 MountingHole
- H8 MountingHole

INTERNAL EXPANSION

- FREHD BOARD
- H10 MountingHole
 - H11 MountingHole
 - H12 MountingHole
 - H13 MountingHole

designed for mounting a PCB
to the Internal expansion IO

PROTOTYPE AREAS



Jumpers for BOM (only) used to bridge Config Pin Headers



MECHANICAL HARDWARE

Mark Pruden

Sheet: /Hardware/
File: TRS80MP_HW.kicad_sch

Title: TRS-80 Model 1K

Size: A4	Date: 2025-10-23
----------	------------------

SIZE: A1	
KiCad E.D.A. 9.0.4	

Rev: 2a

Id: 32/23