1. Consider the following code sequence for a 5-stage RISC-V pipeline with split instruction cache and data cache.

```
sub x20,x12,x7
sub x21,x13,x8
sub x22,x14,x9
sub x23,x15,x10
ld
     x6,12(x4);
ld
     x8,16(x4);
ld
     x12,20(x4);
ld
     x15,24(x4);
add x5,x6,x8;
ld
     x10,20(x4);
add x1,x10,x5;
add x2,x10,x9;
add x2,x13,x2;
add x2,x15,x2;
and x11,x12,x15;
or
    x16,x13,x17;
     x11,x11,x16;
    x1,24(x4);
sd
    x2,28(x4);
sd
sd
     x11,32(x4);
```

Suppose the clock cycle time is 1ns. The hit time is 1 clock cycle. The miss penalty is 200 clock cycles.

- (a) Determine the number of memory accesses of the code sequence.

  Ans: 8
- (b) Suppose there are 2 misses for instruction accesses, and 1 miss for data accesses. Determine the miss rates for instruction cache and data cache, respectively.

```
Ans: Instruction Cache Miss Rate = 2 / 20 = 0.1
Data Cache Miss Rate = 1 / 8 = 0.125
```

(c) Determine the average memory access time (in ns) of the instruction cache and data cache, respectively.

```
Ans: Instruction Cache AMAT = 1 + (0.1 * 200) = 21 \text{ ns}
Data Cache AMAT = 1 + (0.125 * 200) = 26 \text{ ns}
```

(d) Determine the percentage of the memory accesses which are instruction accesses. Determine the percentage of the memory references which are data accesses.

```
Ans: Instruction Accesses = 20 / (20 + 8) = 71.4\%
Data Accesses = 8 / (20 + 8) = 28.6\%
```

(e) Determine the average memory access time (in ns) for the code sequence.

```
Ans: AMAT = 21 * 0.714 + 26 * 0.286 = 22.43 ns
```