


Example Problems, Set #8

Spring 2014


1



Assume that:

- $ALUOp = 00$ signals the ALU to *add* A and B.
 $ALUOp = 01$ signals the ALU to *subtract* B from A.
 $ALUOp = 10$ signals the ALU to do the operation specified by the R-format function code.
- $PC+4$ and the *branch target* ($PC+4 + 4 \cdot \text{offset}$) are computed in the IF and ID/RF stages respectively by the ALU. *Note that these are computed regardless of the instruction type.*

Complete the state table below for the instructions **sw** and **or**. The state diagram for these instructions is also shown below.



	0	1	2	3	4	5
IorD						
MemRd						
MemWr						
IRWr						
ALUSrcA						
ALUSrcB						
ALUOp						
PCSrc						
PCWr						
PCWrCond						
RegWr						
RegDst						
MemoReg						
	IF	ID/RF	EX	DM	EX	WB

2. Compute the number of clock cycles it takes to “execute” the following instructions in a *multi-cycle* implementation, assuming that each of the following phases takes exactly one clock cycle:

IF: fetch instruction; compute PC+4

ID/RF: decode instruction; fetch source operands; compute branch target

EX: perform arithmetic / logic operation; compute data memory address; compute branch condition and determine the next PC; determine jump address

DM: data memory access

WB: write result to register file

Complete the table below. Write the phases in the correct order.

Instruction type	No. of clock cycles	Phases (IF, ID/RF, EX, DM, WB)
add		
lw		
sw		
or		