
INDUSTRIAL AUTOMATION

SEQUENCE CONTROL



TYPICAL OUTPUT DEVICES

Pneumatic or Hydraulic Cylinders Pneumatic or Hydraulic Motors Solenoid Valves Electric Motors

- Pumps
- Conveyor Belts
- Lifting Devices
- Robot Arms

Heaters Timers Lamps Audioble Signals (Bells, Buzzers, Sirens) Numerical Displays

הפקולטה להנדסת מכונות

הטכניון - מכון טכנולוגי לישראל אוקטובר 2005

אוטומציה תעשייתית (035008) דף מידע לסטודנט

מרצה הקורס דן קנושר, טל. 94-8712774 דן קנושר, טל. אסיסטנט/ית הקורס אסיסטנט/ית הקורס

תיעוד קודם	מבוא	נושא	פרק
3	לבקרה 14	אלגברה בוליאנית, פישוט פונקציות בינריות ומימושן, מפות קרנו	1
5	15	בנית דיאגרמת סולם (Ladder Diagram) שיטת הקסקדה לממסרים	2
10	16	שיטות הקסקות קממטוים בקר מתוכנת (PLC - Programmable Controllers)	3
4	14	בקור מותוכנות (T De - Trogrammable controllers) סוגים שונים של אלמנטים בינריים, טכנולוגיות, שימוש למימוש מערכות	4
4	14	סוגים שונים של אלמנטים בינו יים, טכנולוגיות, שימוש למימוש מעו כות שערים אלקטרוניים	4
		ממסרים (Relays)	
		שסתומים פניאומטיים	
		יים בריאונד ב כביאונד ב אלמנטים לוגיים פניאומטיים עם חלקים נעים (MPL)	
5,6		שיטת הופמן - מערכות עקיבה בעלות אותות כניסה אקראיים	5
7	13	מערכות פיקוד פניאומטיות	6
		שיטת הקסקדה הפניאומטית	
		ניצול שסתומים פניאומטיים כאלמנטים לוגיים	
		Emergency) שיטות לעצירות חירום של מערכות פניאומטיות	
		(STOP	
9		(Hardware Programmers) "תכן מערכות עקיבה מסוג "קלות-לשינוי"	7
		(Drum Programmers) מפסק תוף צועד	
		Programmable Counters, Step) מונים מתוכנתים	
		(Counters	
		טבלת זרימה לבחירת השיטה המועדפת לתכן מערכות עקיבה	
8		מערכות בינריות שונות	8
		Trigger Flip-Flops , (Timers) קוצבי זמן - טיימרים	
		מונים בינריים (Binary Counters)	
		(Shift Register) רגיסטר הזזה	
		Schmitt Triggers	
		(Encoders) מצפינים (Binary Codes) קודים בינריים	
8		מערכות איטרטיביות (Iterative Systems) מערכות איטרטיביות	9

במדה ויתאפשר, יועברו גם נושאים מתוך הרשימה הבאה (ללא קשר לסדר בו הם רשומים):

תיעוד קודם	מבוא לבקרה	נושאי השלמה	פרק
1		מפות "קרנו" מרובות משתנים	10
6	13	מערכות פיקוד פניאומטיות - שיטת "טבלת הזרימה" הפניאומטית	11
10	12	מפעילי תנועה (Motion Actuators)	12
12	12	(Sensors) חיישנים חשמליים ופניאומטיים	13
5		GRAFCET דיאגרמת	14

חומר עזר

- Industrial Automation, by D. Pessen, John Wiley & Sons, 1989: כפר .1
- 2. ספר: מבוא לבקרה ואוטומציה (כרקע קדם והשלמה חלקית של מספר נושאים), הוצאת "מכלול"
 - 3. אוסף שקפי ההרצאות: תקליטור שמופץ לסטודנטים בתחילת הסימסטר
 - 3. תרגילי בית להגשה: תקליטור שמופץ לסטודנטים בתחילת הסימסטר (אותו תקליטור)
- 4. כמו כן, אפשר להיעזר בספרים שונים על תורת המיתוג (לפי מספר קטלוגי 621.3.06 בספרית הפקולטה).

העזר : מומלץ <u>לא</u> להיעזר בתקליטור לא עדכני או בחוברות שנמכרו בסימסטרים קודמים, מאחר וחומר העזר ותרגילי הבית מתעדכן כמעט כל שנה.

סיוע מחוץ לשעות ההרצאה

בתחילת הסימסטר יימסרו שעות הקבלה של אסיסטנט/ית הקורס. במידת האפשר הן יותאמו לזמנים הנוחים יותר לסטודנטים. ניתן גם לפנות לייעוץ וקבלת מידע אל המרצה. פרטים מדויקים יימסרו בתחילת הסימסטר.

תרגילי בית

הגשת תרגילי הבית היא **חובה**.

רשימת התרגילים להגשה תימסר בסיום כל הרצאה. התרגילים יוגשו - בזוגות <u>קבועים</u> - שבוע ימים לאחר מכן, בתא המיועד לכך (מסומן ״אוטומציה תעשייתית״). במקרים של מניעות חמורות מוצדקות (שירות מילואים, מחלה וכו'), יש להגיש לאסיסטנט∕ית אישור מתאים. פרט למקרים אלה − הציון לגבי תרגיל שלא הוגש יהיה 0.

תרגילי הבית ייבדקו בידי האסיסטנט/ית. בכל תרגיל יסומנו השגיאות (במדה ויהיו) וציונו. התרגילים יוחזרו בדר״כ שבוע ימים לאחר הגשתם. בכל מקרה של אי בהירות בנושא התרגילים, יש לפנות אל האסיסטנט/ית בלבד.

ציון תרגילי בית

הציון הממוצע של תרגילי הבית ייקבע על סמך (n-2) מתוך n התרגילים שיינתנו בסימסטר, עם מתן עדיפות לתרגילים בעלי הציונים הגבוהים ביותר. הגשת פחות מ-(n-2) מהתרגילים תפגע בהכרח בציון. במקרים בהם יילקח בחשבון, יהיה לציון התרגילים משקל של 15% בחישוב הציון הסופי (ראה הסבר בסעיף "ציון סופי" למטה).

	<u>בחינת הסימסטר</u>	
(מועד ב׳).	, (מועד א׳), וביום	הבחינה הסופית תתקיים ביום
		בבחינה ניתז להיעזר בחומר פתוח אישי.

ציון סופי

ציון תרגילי הבית <u>לא</u> יילקח בחשבון במקרים הבאים :

- תרגילי הבית לא הוגשו עקב מניעות חמורות.
- . 25% ביון תרגילי הבית גבוה מציון בחינת הסימסטר בלמעלה מ-25% •

במקרים הללו יהיה לציון הבחינה משקל 100% מהציון הסופי. במקרים בהם ציון תרגילי הבית יילקח בחשבון (15%), יהיה לציון הבחינה משקל 85% מהציון הסופי.

אתר התיעוד באינטרנט – הנדסת מכונות

Meeng.technion.ac.il



here

: דוגמה

רשימת עדכונים ושנויים מגרסה תשס"ד 2003/4

<u>להלן שמות החוברות שעודכנו/נוספו:</u>							
	שם החוברת	מחבר	שיוך לקורס	מס' קורס	הערות		
1	אוטומציה תעשייתית - שקפי	קנושר דן	אוטומציה תעשייתית	035008	גרסה מעודכנת		
	<u>הרצאות</u>	320 420					
2	<u>אוטומציה תעשייתית – תרגילים</u>	קנושר דן	אוטומציה תעשייתית	035008	גרסה מעודכנת		
3	<u>דינמיקה Dynamics</u>	,אלטוס אליעזר	דינמיקה	034010	גרסה מעודכנת		
	20 29 20 20	מיילס רובין			83		
4	<u>חיכוך ובלאי של חומרים –</u>	עציון יצחק	חיכוך שימון ובלאי	036031	גרסה מעודכנת		
	<u>מאמרים/אנגלית</u>		של חומרים				
5	<u>מבוא לגיאומטריה תיאורית</u>	בירן אדריאן	שרטוט הנדסי	034004	חוברת חדשה		
6	<u>מבוא למכניקת הרצף</u>	מיילס רובין	מבוא למכניקת הרצף	036003	גרסה מעודכנת		
7	מכניקת מוצקים 2	ליפשיץ יעקב	מכניקת מוצקים 2	034029	גרסה מעודכנת		
8	מערכות הידראוליות ופנוימטיות	אשל ראובן	תכן מערכות הידראוליות	034206+034205	גרסה מעודכנת		
		881	1+2	95000 (c. 11100000			
9	<u>תרמואלסטיות יישומית</u>	מיילס רובין	תרמואלסטיות יישומית	035029	גרסה מעודכנת		

INTRODUCTION

Analog/Digital Differences

Switches and Relays
Pneumatic Switching Valves
Cylinder Control and Sensing
Other Switching Elements

INDUSTRIAL AUTOMATION

0-1

Automation of Mechanical Industrial Production Systems Control Section

On-Off (Binary) Elements and Information Various Methodes to Obtain Low-Cost Systems

Fig. 0-1 Subject Definition




Fig. 0-2 Information Types





Fig. 0-3 Logic-Levels



BINARY SENSORS:

Flow Switches Interruptabel-Jet Sensors
Temperature Switches Ultrasonic Sensors
Level Switches (Height) Reed Switches
Photoelectric Sensors Threshold Sensors
Pressure Switches Magnetic Proximity Sensors
Back-Pressure Sensors Inductive Proximity Sensors
Annular Back-Pressure Sensors Inductive Proximity Sensors

g. Various Elements

Fig. 0-4 Binary (Switching) Elements

CHAPTER 1

BOOLEAN ALGEBRA

Binary Basic
Basic Boolean Operations
Truth Table
De-Morgan Functions
Algebric Minimization
Karnaugh Map Minimization

BOOLEAN ALGEBRA

1-1

Logic Theory Implementation in Switching George Boole

False and True replaced by 0 and 1
Binary Items and Variables

Logic , Boolean , Binary , Digital Switch or Relay ON/OFF Position :

Contacts : Open / Closed Net : Connected / Not-connected

Binary sensors (Temperature, Pressure, etc)

Representations : "0 / "1"

"ON" / "OFF"
"HIGH" / "LOW"


a. Basic Definitions

AND	OR	NOT	
0.0 = 0	0+0=0	0' = 1	
0.1 = 0	0+1=1	1' = 0	
1.0 = 0	1+0 = 1		
1.1 = 1	1+1 = 1 {*}		

b. Basic Operators

X.0 = 0 X.1 = X X.X = X	X+0 = X X+1 = 1 X+X = X	
X.X' = 0	X+X' = 1	
X+X.		
	Y = X+Y	
	Z) = XY+XZ J.(X+Z) = X+YZ	
	(X+Z) = X+1Z ('Z+YZ = XY+X'Z	

c. Basic Relations



d. Minimization - Truth Table

XY+X'Z+YZ = XY+X'Z						
F1 = XY+X'Z+YZ	F2 = XY + X'Z					
If Z=0 then :						
F1 = XY+X'.0+Y.0 = XY	F2 = XY+X'.0 = XY					
If Z=1 then :						
F1 = XY+X'1+Y.1 = = XY+X'+Y = X'+Y	F2 = XY+X'.1 = = X'+XY = X'+Y					

e. Minimization - Math Operations

NAND (NOT AND): X nand Y = (X.Y)' NOR (NOT OR): X nor Y = (X+Y)' XOR (Exlussive OR) X xor Y = X'Y+XY' INHIBITION X.Y' IMPLICATION X+Y'


f. More Useful Operators

(A.B)' = A'+B'	
(A+B)' = A'.B'	
Implementations :	
(A.B+A'.C)' = (A'+B').(A+C')	
(AB(C'+DE'))' = A'+B'+C(D'+E)	

g. DeMorgan Theorem

AND, OR, NOT	
AND , NOT	A+B = (A'.B')'
OR , NOT	A.B = (A'+B')'
NAND	A' = (A.A)' = (A NAND A)
	A+B = (A'.B')' = ((A.A)'.(B.B)')' =
	= (A NAND A) NAND (B NAND B)
NOR	A' = (A+A)' = (A NOR A)
	A.B = (A'+B')' = ((A+A)'+(B+B)')' =
	= (A NOR A) NOR (B NOR B)

h. Universal Systems



i. Functions Basic Representations

Fig. 1-1 : Boolean Algebra Concepts

INSURANCE COMPANY REQUIREMENTS

AN INSURANCE COMPANY SELECTS CLIENTS ACCORDING TO THE FOLLOWING CRITERIA: NATIONALITY, GENDER, AGE AND HAVING DRIVING-LICENSE. CLIENT MUST SATISFY AT LEAST ONE OF THE FOLLOWING CONDITIONS:

and/or ISRAELI and/or NON-ISRAELI UNDER 50 WITH DRIVING LICENSE and/or NON-ISRAELI MAIL 50 OR ABOVE NON-ISRAELI UNDER 50 WITHOUT DRIVING LICENSE FIND THE MINIMAL REQUIRED CONDITIONS


a. System Definition

CRETERIA	VARIABLE	1	0
NATIONALITY	A	ISRAELI	NON-ISRAELI
GENDER	В	MALE	FEMAIL
AGE	С	50 OR ABOVE	UNDER 50
LICENSE	D	HAS LICENSE	DOESN'T HAVE LICENSE

b. Boolean Variables Assignment

 $\mathsf{T} = \mathsf{A} + \mathsf{A}'\mathsf{C}'\mathsf{D} + \mathsf{A}'\mathsf{B}\mathsf{C} + \mathsf{A}'\mathsf{C}'\mathsf{D}' = \mathsf{A} + \mathsf{A}'(\mathsf{C}'\mathsf{D} + \mathsf{B}\mathsf{C} + \mathsf{C}'\mathsf{D}')$ = A+C'D+BC+C'D'= A+C'(D'+D)+BC= A+C'+CB= A+B+C'

c. Direct Minimzation



f. Minimal Requirements

Fig. 1-2: Algebric Minimization (1)

AN OCTAL NUMBER IS DEFINED BY THE BINARY COMBINATION X2,X1,X0 WHERE N(X2,X1,X0)=4.X2+2.X1+1.X0

A COMBINATIONAL SYSTEM DETECETS IF THE NUMBER IS DIVIDABLE BY EITHER 2 OR 3

a. System Definition

d. Truth Table





Fig. 1-3: Algebric Minimization (2)

1-2


Karnaugh Maps

- Visual method for boolean functions minimization
- Each variable occupies half map
- n variables split map into 2ⁿ basic cells, named map Elements
- Each element is represented by a n-variable boolean product, named "Minterm"
- Any two adjacent elements are represented by two "Adjacent" minterms
- Merging two adjacent elements produces a 2-elements cell, represented by a product of (n-1) variables
- Two adjacent 2-element cells may be merged Into a 4-elements cell, represented by a product of n-2 variables, and so on


a. Map Concepts and Basic Properties



b. 2-Variables Map Representations



c. 3-Variables Map Representations



d. 4-Variables Map Representations

Fig. 1-4: Karnaugh Maps Concept

GROUPS SELECTION - ESSENTIAL AND NON-ESSENTIAL CANDIDATES

An international company has to hire employees that will be available, as a group, to support the following 6 languages :

Hebrew, English, Russian, Arabic, Rumanian, French

Of course, the company target is to hire the minimal number of employees, and get the required support.

5 candidates look for that job. Next table specifies the language knowledge of each candidate:


Candidate	Candidate	Candidate	Candidate	Candidate
A	B	C	D	E
Hebrew English Russian Arabic	Hebrew English Romanian	Russian Arabic	Hebrew French	Arabic Russian


There are many available combibations, but we can make the selection easier:

- 1. Check if there are ESSENTIAL candidates, that is to say candidate that support at least a single language, that none of the others does. These candidates are called ESSENTIAL, since are non-replacable by any of the other candidates.
- 2. Since all ESSENTAIL candidates (if there are any) must be a part of any selection option, we first identify them and select them.
- 3. NON_ESSENTIAL candidates doesn't mean that they will not be selected. NON_ESSNTIAL. Since any of them may be replcaed by others, no one can decide on first glance which of them must be selected, or not.
- 4. Actually, some (or all) NON_ESSENTIAL will have to be selected in case that the ESSENTIAL candidates do support all required languages.
- 5. We can see easily that French is supporter by candidate D only, and Romanian is supported by candidate B only. This maked D and B ESSNTIAL. Each of all other languages is supported by all least 2 candidates, so all those candidates are NON_ESSENTIAL.TIAL.
- 6. Selection of candidates B and D (ESSENTIAL) cover more than the 2mentioned languages; they also support Hebrew and English, so we don't have to worry about support of thse 4 languages.
- 7. Selecting all ESSENTIAL candidates, don't cover the left languages Arabic and Russian. So, we must look for the minimal additional candidates that will completed the.This selection is simpler.
- 8. In this case, either A or C complete the required support, so the minimal selected group contains 3 candidate (2 ESSENTAIL and 1 ON_ESSENTIAT).
- 9. There is no other option to the support Arabic and Russian by a single candidate, so there two minimal available selections :

- b. { B , C , D}
- 10. Principally, both selections are minimal. On the other hand candidate A has higher priority than C since he support 4 labguages and may be ore helpful, and a backup to the other languages that had been covered by the ESSENTIAL candidates.
- 11. Thsi means that first minimal selction (a) is preferable, which leaves a single minimal solution.

Fig 11-5: ESSENTIAL and NON ESSENTIAL concept








Fig. 1-19: Majority Function




Fig. 1-20: Motor Operation Control (Exer 1-7)

SWITCH SWITCH d. Electrical Diagram

SWITCH X

• C


BCD to 7-SEGMENTS CONVERTER


Design a combinational circuit that gets a BCD input, and converts it to 7-Segment display.
BCD is short form of Binary-Coded-Decimal. It Represents 10 decimal digits (0-9) in 4-bit binary code (0000-1001).
Binary combinations 1010-1111 (above decimal 9) may not appear as inputs, and are refered as don't-care.

a. System Definition




b. 7-Sigments Arrangement






d. Truth-Table (Partial)



e. Karnaugh Map of "E"



=D3+D2.D1'+D2'D1+D2.D0'

f. Karnaugh Map of "A"

Fig. 1-21: BCD to 7-Segments





Fig. 1-22: Various Switches and Relays Types


T = AB + AC + BC = AB + (A + B)C a. Majority Boolean Function



b. Switches-Operated Circuit



c. Contacts Circuit



d. Switches Remote Operation 9 Long Lines, Carrying High Current







Fig. 1-23: "MAJORITY" Function Circuit







Long lines, high power dissipation c. Contacts Circuit




Fig 1-24: 3-TO-8 DECODER CIRCUIT




Fig. 1-25: Saving Contacts and Contacts Springs




Fig.1-26: Sneak Path Creation



Fig. 1-27 : Devices Outputs (fan-out)

	NOT	AND	OR	EXCLUSIVE OR	NOR	NAND	IMHIBITION	FLIP-FLOP
Old European Symbols	-							D- S Y -D
Old USA Symbols	<u>-</u>							0-S Q -0 FF Q'-0
New Symbols Recommended by ISO	→ 1 →	& •	⇒ ≥1	=1-	°→ >1 ••	* & ~	&	D- S Y-D

Fig. 1-28: Logic Gate Symbols




Fig. 1-29: Minimize by Selecting Non-Prime Cells




Fig. 3-30: Multiple Output System





Fig. 1-31: Minimize by Selecting Non-Prime Cells, in Multiple-Ourtut System

CHAPTER 2

RELAYS CASCADE SYSTEMS

Ladder Diagram
Relays, Cylinders, Valves Symbols
Sequential Sequences
Relays Cascade Implementation
Huffman Method
Flow Diagram
Primitive and Merged Flow
Tables
State Assignment
Output and Excitation Functions



A Sequence of Drilling Two Holes in a Wodden Plate



Cylinder "A" fastens/reases the wooden plate. Cylinder "B" lowers and lifts a driller..


a. Process Mechanical Representation

Process starts by pressing START pushbotton

- 1. Cylinder "A" fastens the wooden plate
- 2. Cylinder "B" lowers the driller thus performing drilling action
- 3. Cylinder "B" lists the driller thus disconnecting it from the plate
- 4. Cylinder "C" shifts the driller to next hole location.
- 5. Cylinder "B" lowers the driller thus performing drilling action
- 6. Cylinder "B" lists the driller thus disconnecting it from the plate
- 5. Cylinder "C" returns the driller to its initial position, and cylinder "A" releases the wooden plate.
 - b. Sequence Description


START , A+ ,B+ ,B- , C+ ,B+ ,B- ,

c. Sequence Short Representation




d. Cylinders Sequence Process Chart


Fig. 2-7: Process Sequence Representations



A. Cylinders Position Chart



B. Cylinders Position Chart & Contacts




C. Cylinders Position Chart, Contacts & Valves Position

Fig. 2-8: Sequence Chart Diagram

2-3

START,A+,A-,B+,10 Sec delay,B-(STEPS 1 2 3 4 5)

a. Process Sequence (No Return Springs)



e. Steps 4-5: Correct and Actuate TMR and B-

Fig. 2-9: "Intuitive" Design Problems


RELAYS CASCADE SYSTEMS

- * Avoid conflicting actuation of a cylinder
- * Distinguish between situations where a cylinder performs more than a single cycle
- * Maximal size groups (to obtain minimum number of group relays)
- Same "Letter" may appear no more than once in a group (to avoid conflicted commands to a cylinder)
- Except for specific cases, groups
 Partitioning doesn't depend on having or not having valves return springs

Fig. 2-10 : Cascade Method Target & Rules

START , A+ , A- , B+ , C+ ,
$$\begin{bmatrix} \text{C-} \\ \text{A+} \end{bmatrix}$$
 , A- , B-

a. Sequence List Representation



b. Sequence Chart Representation

Fig. 2-11: Typical Process Definition

START,
$$A_+$$
, A_- , B_+ , C_+ , $\begin{bmatrix} C_-\\A_+\\III \end{bmatrix}$, A_- , B_-

Fig. 2-12 : Typical Groups Partitioning





Fig. 2-13 : Typical Initial Cascade Circuit, of 3-Cylinder / 4-Groups Process



START, A+, A+, B+ C+ A+ A+ B- III IV

START, A+, $\begin{bmatrix} A^-\\ B_+ \end{bmatrix}$, C+, $\begin{bmatrix} C^-\\ A_+ \end{bmatrix}$, A-, B-

1. Cylinders are actuated by 5/2 valves without

2. Valves are actuated electrically (solenoids).

a. Process Sequence Information

b. Groups Partitions

(F)

START cr3' cr4'

(F)

START cr3' cr4'

<u>.</u> 2 CR2

cr1 a2

CR2

cr2

۲ ۲

cr3,

CR3

-44 -44

25 1

CR3

HH Cr2

25 | C13 | C2 | C2

CH₂

2

cr3 c1 a2

CR4

Cr3

⊥ ⊥ Lor4 **A**

Cr2

45

• †ซ่ 4

2.5 +

ф.

ວ<u>້</u>

ئ

C12

4

ב ב ភ្មិ

٥

c. Total Initial Circuit

ф ғ

cr4 a1

d :

בֿר בֿר

₽ſ


£ |

A+

± לַכּ

Fig. 2-14: Relay Cascade Design Process 1 (No Return Springs)

d Complete Circuit




"ON-DELAY" TIMER DEFINITION

As long as input is "0", output is also "0".

When input changes from "0" to "1", output change to "1" is delayed by T sec.

When input changes from "1" to "0", output changes to "0" immediately, and time count resets t

Note: Element behaves as a slow activated relay: it changes to active state only T sec after been energized, but returns to rest state as soon as energizing terminates.



Timing chart of a 5-Sec delay timer (example)

Fig. 2-17: "On-Delay" Timer Definition

CHAPTER 3

PLC

(Programmable Logic Controller)


PLC Definition
PLC Hardware Control System
PLC Programming
Programming LIFO Stack
Implementation
Timers and Counters
Modified Programming Commands
Standard I/O

PLC - Programmable Logic Controller

3-1

Micro-computer for controlling industrial processes
First applied at 60th-70th
Implement binary and analog signals, PID
Eliminate need to implement relays and its wiring
Cost economical, requires small space
Contains timer' counters and more
Perfect reliability
Solution to the design of complex systems
Easy to program and easy to change it
Input/output are adapted to high voltage/current devices
Reliable operation under industrial conditions
Built in self diagnostics
May be controlled and monitored by central computer
Not economic for small control processes
Slow but OK for industrial timing

a. General



b. Block Diagram of PLC

3-1. Programmable Controller (PLC) Representation

Limit Switches
Proximity Switches
Photoelectric Switches
Sensor Switches (Level, Pressure, Temperature etc)
Push-Button Switches
Selector Switches
Relay Contacts

a. Discrete Input Devices to PLC

Contact Relay Coils
Valve Solenoids
Pneumatic or Hydraulic Cylinders and Motors
Lights
Audible Alarms (Bells,Buzzers,Sirens)
Fans
Heaters
Motor Starters

b. Discrete Output Devices Actuated by PLC

12, 24, 48, 120, 230 Volt AC 12, 24, 48, 120, 230 Volt DC 5V DC (TTL Level) Conract Relay Output


c. Standard Discrete I/O Interface Modules

3-2. PLC Interfaces

Field signal may not be connected directly to PLC Converts field signals to logic level, and vica versa Adapted to implement DC and AC signals Contains protection from voltage transients and noise Contains protection from oposite polarity connectios Electrical common isolation Expensive

Adapted to work in industrial conditions

3-3 Input/Output Modules



Level FS5

Level FS4

START

STOP

Temp TS3

Limit Switch 2

Limit Switch 1

Fig. 3-5: Different I/O Connection Location




Fig. 3-7: PLC General Configuration




Fig. 3-8: Typical PLC Control System Example





Fig. 3-9 PLC I-O Variables Assignment

3-4



Typical air-condition system is operated by two push-botton switched :


START button that operates the system STOP button that deactivate the system

System is turned-on by pressing STARTbutton, and remains activated after releasing the button

remains activated after releasing the button System is tuened-off by pressing STOP button, and remains de-activated after releasing the button


A red LED is illuminated as long as the system in on


In addition, control circuit is also equipped with a temperature sensor, that protects the system from over-heat (by turns it off)



b. Block Diagram

a. Air-Condition System (ACS) representation






c. Relay Ladder Diagram for ACS


e. PLC "Internal" Ladder Diagram


	INPUT MODULE	OUTPUT MODULE
Start Stop T.S.	X17 X18 X19	
ACS LED		Y13 Y15



d. I/O Assignment Table

f. Simplified Ladder Diagram






d. PLC Ladder Diagram

g. PLC Program

Fig. 3-10 PLC Control for Air-Condition System (ACS)





Input Module

8 4 8

<u>ن</u>

2

a2

cr2


cr6

Fig. 3-11: Simplification of PLC Ladder Diagram

Command STORE first stores current value in a stack, while "pushing down" previous stack elements, and then clears latest calculated value. Action is similar to loading weapon stack.

3-6

Commands that refer to stack - such as "AND STORE" , "OR STORE" etc - perform operation on current "upper" stack element (the one that been last entered), and deletes that element from stack, while "Pushing up" previous eelements. Action is similar to unloading a weapon stack, or shooting.



3-12 PLC LIFO Stack concepts





Fig. 3-13: Use of LIFO Memory Stack

b. PLC Programming of (a)

Fig. 3-14: Multiple Use of LIFO Stack



0	STORE NOT	X2	0	STORE NOT	X2
1	AND	CR10	1	AND	CR10
2	STORE NOT	X4	2	STORE NOT	X4
3	AND	CR11	3	AND	CR11
4	OR	STORE	4	STORE NOT	X1
5	STORE NOT	X1	5	AND	Х3
6	AND	Х3	6	OR	STORE
7	OR	STORE	7	OR	STORE
8	OUT	Y4	8	OUT	Y4

b. PLC Programming Option 1

c. PLC Programming Option 2

3-15: LIFO Use Oprions

e. PLC Program

Construction of the constr																													
C C C C C C C C C C	cr4 cr1	cr2 CB1	5	9x	cr2	cr3	CR2	x5	cr3	cr4	2 4	2 Z	<u> </u>	x5	SIONE CR4	r.	7	cr2	Y 2	5	23	cr4	Υ4	<u>.</u>	X X	ţ ;	۲5 ۲5	cr2	x1 cr4
C C E C E C C E C C	AND NOT OR	AND NOT	5	AND	OR	AND NOT	OUT	AND	OR	AND NOT	5 4	AND OP	STORE NOT	OR NOT	OUT	STORE	OUT	STORE	OUT	STORE	OUT	STORE	OUT	STORE	AND CN	2 2	out Tho	STORE	AND OB
C C E C E C E C E C E C E C E C E C E E																													
Color Colo	CR1		CR2)			CR3)		C _B C			(<u>\{\z\</u>		Z Z	(;		((Y4		γ5			((Y6))		
C A C C C	*	cr3	*				¥ <u></u>			X3,	X2.	<u> </u>										_		7					Circuit
C A C C C							-			[]										* *							ascade
START [A+] C+ A- C- C+ [B-] C	¥ 2	9X	Ŧ	cr2		>	2	cr3	=	9X	cr4										;	S =			×	Ŧ			. PLC C
Con STAI CRB Crd Crd																							_	_	Ņ	ı⊥	4		~
CG C	†			1	Buil	Ş	CIS			cr3	=		č	5 +	cr2		F	<u></u>	cr4			F5 -					ช		•
CG C	ţ		≥	7	Groups partitining	Ş			2		5	1																	
CG C	۲ ۲		≥		quence Groups partitining	•	672		\dashv	<u>x</u>			×3	x4	x5	9×	2		V1	γ2		Y3	γ4		Y5	9>) -		
Control of the contro	; ; ; ;	<u>:</u>	≥		sess sequence Groups partitioning	S			\dashv	<u>x</u>			×3	x4	x5	9×	2		V1	γ2		Y3	γ4		Y5	9>) -		
Co C		<u>:</u>	≥		a. Process sequence Groups paritining	5	CLE		\dashv	<u>x</u>			×3	x4	x5	9×	2		V1	γ2		Y3	γ4		Y5	9>) -		
17 cr3 cr4 cr3 cr3 cr4 cr3 cr3 cr4 cr3	START A+ C+ C+ C+	<u>:</u>	≥			5		1000	SIARI	<u>x</u>	Ce	78	×3	b2 x4	c1 x5	8× 29		•	A+ Y1	A- Y2		В+ ү3	Β. Α		Y5	c'	<u> </u>		c. PLC Variables
	START A+ C- C+	<u>:</u>	<u> </u>	CR2		5		CR3	SIARI	<u>x</u>	CB4	38	b1 x3	b2 x4	c1 x5	8× 29		•	A+ Y1	A- Y2		В+ ү3	Β. Α		Y5	c'	<u> </u>		c. PLC Variables
$egin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$: :	A	CR3.				Cr4' (CR3)	SIARI	<u>x</u>	b1 (CB4)	15	b1 x3	b2 x4	c1 x5	8× 29		•	A+ Y1	A- Y2		В+ ү3	, b2 , C+ , C		Y5	c'	22 3		c. PLC Variables

Fig. 3-16: PLC Cascade System Design





Fig. 3-17: PLC Simplified Cascade of Fig. 3-16

- 3-9
- 1. Read & store status of all external inputs (Xi)
- 2. Run program commands in its written order
- 3. Wait until end of scan time (*)
- 4. Return to (1) and start new cycle
- Input variables (Xi) status cannot be changed by program commands, and remains unchanged until next cycle
- 2. Output variables (Yi) and internal variables (CRi) status are controlled by PLC program. They are updated once during each cycle
- 3. Program commands refer to latest update of the variables

a. PLC Scan Cycle Order

b. Variables Status During Scan Cycle



c. Effect of Scanning Action on Relay States

Fig. 3-18: Effect of Scanning Action in PLC






Fig. 3-19: Importance of Proper Rung Order (Pulse Shaper)

b. Improper Rung Order

3-10




a. NEVER SPLIT OUTPUT FUNCTION INTO 2 (OR MORE) OUTPUT SUB-FUNCTIONS



b. LOAD MUST BE ISOLATED FROM SENSORS


Fig. 3-20 : Right/Wrong Cases





a. Original Circuit

b. Programmable Simplified Circuit



c. Ladder Sub-Circuit

X4
∧ +
X2
X1
CR1
X2

d. PLC Program

e. Simplified Program

Fig. 3-21: PLC Program Simplification

TIMERS AND COUNTERS


The following implement PLC timers and counters of two companies :

General Electrinc (GE)

Texas Instruments (TI)

Note: Examples refer to specific PLCs. Actually there exist a lot of different timers and counters.

Fig. 3-22: PLC Timer And Counter Models



X1=1 Timer Enabled and counting time


X1=0 Timer is Reset

b. Specific Case

c. General Case


Fig. 3-23 : PLC "On-Delay" Timer Model (GE)






a. Flash Block Diagram

Flash light is actuated while switch is on





c. PLC Ladder Diagram




Fig. 3-24: Design Flash-Light system using "On-Delay" time




Fig. 3-25 : 2-Input PLC Timer (TI - Texas Instruments)




Fig. 3-26: Design Flash-Light system using TI timers

A security lock is to be opened only on confirmation of two managers, simultaneously. Each manager confirms by turning on a personal switch (A and B).

In order to make sure that a single manager will not be able to turn on both switches, the switches been located far from each other, and lock is to be opened only if the two switches are turned on within 0.5 Sec.

If one switch is turned on at least 0.5 Sec before second switch is turned on, the security lock is disabled, and may later be open after releasing the pressed switch and repeat the process.

After being opened, the lock is closed as soon as any of the switches is turned off.

a. Security Lock Specifications


Switch A	X1
Switch B	X2
Lock	Y 1

b. PLC I/O table




Y=1 when both switches are operated Missing timing dependence

c. Solution Step 1



Y=1 when both switches are operated, and timer output tmr1 is off Missing timer actuation


d. Solution Step 2



Timer is actuated by either of the two switches. If timeout occurs before seconad swithced been turned, lock is diabled

Timer output always is set to "1" after 0.5 Sec. This disables lock even if it had been opened correctly.

e. Solution Step 3



If Y1 been set to "1", it keeps be connected by by-passing cr1 contact (acts as flip-flop).

f. Solution Step 3 - Complete Solution

Fig. 3-27: Two-Hands Circuit Using PLC




Fig. 3-28: PLC Two-Input UP Counter (TI)





Fig. 3-29: 3-Input UP/DOWN Counter (GE)

START,(D+,D-) repeat 6 times,D+,10 Sec DELAY,D-

a. Required Sequence




Input Modules	Output Modules	Connected to
X0		START
X1		d1
X2		d2
	Y1	D+
	Y2	D-

b. Cylinder Type


c. PLC I/O Table



Infinite cycles



e. Solution Step 2



f. Solution Step 3 - Complete Circuit

Circuit performs 6+1/2 Cycles, and stops

STORE	x 1
AND NOT	cr1
OUT	Y1
STORE NOT	cr1
OR	cr2
AND	x2
OUT	Y2
STORE	x1
STORE NOT	x0
CTR1	
6	
(NOT USED)	
OUT	CR1
STORE NOT	x2
STORE	cr6
TMR1	
100	
(NOT USED)	
OUT	CR2

g. PLC Programm

Fig. 3-30 : Step-By-Step Design of Sequence START,(D+,D-) repeat 6 times,D+,10 Sec DELAY,D-


An elevator exists in a 5-floor building.

Elevator runs automatically (without human control), from 1st floor to 5th floor, and vica versa, while stopping for 10 seconds in each floor.


Each floor is equipped WITH a unique contact, that is closed when the elevator reaches that floor.

These contacts are implemented as input sensroes for PLC control system.

a. System Description



b. PLC System Configuration



STORE OR OR OR OR OUT AND	X1 X2 X3 X4 X5 CR0
TMR1 100 (NOT USED) OUT	CR1
STORE	X1
OR	CR2
AND NOT	X5
OUT	CR2
STORE	CR1
OR NOT	CR0
AND	CR2
OUT	Y1
STORE	CR1
OR NOT	CR0
AND NOT	CR2
OUT	Y2

d. PLC Program

c. PLC Ladder Diagram

Fig. 3-31 : "Saturday" Elevator

Property	Relays System	PLC System
a. Signal Flow	Parallel	Serial
b. Number of Contacts	Limitted	Unlimitted
c. Adding Relay	Expenssive	NO cost
d. Timers / Counters	Expenssive	NO cost
e. Reliability	Limmted	Almost unlimmited
f. Support	Required	Almost not required
g. Races	X1 cr1 Y1 X1 CR1	X1 cr1 X1 X1 CR1 Impossible
h. Non Serial Parallel (CR1 = X1.X3+X2.X4+ +X1.X5.X4+X2.X5.X3)	X1	X1
i. Sneak Path	CR1 = X1.X2 + X3.X4.X2 CR2 = X3.X5 + X1.X4.X5 Possible	X1

Fig. 3-32 :Differences Between Relay and PLC Ladder Diagram

ENHANCED LADDER DIAGRAM INSTRUCTIONS

Enhanced ladder diagram instructions are handeled very differently in different PLC models. Therfore, only a few typical examples are shown here.

Byte/Word format (binary groups)

LATCH (UNLATCH)

GОТО ADD

Fig. 3-33 : Support Other Data Types

Digital/Analog conversion Mathematical Operations Digital to/from Binary Matrix Operations

MULTIPLICATION SUBTRACT

DIVISION

SQUARE ROOT

Register X Register Y Control (Enable)

Fig. 3-37: Typical "ADD" Instruction Block

 $\wedge \oplus \vee$ COMPARE Register Y Register X Control (Enable)

Fig. 3-38: Typical "COMPARE" Instruction Block

XOR AND Б

NAND

NOR

Š

(or correcponding bits of two specified registers) Fig. 3-39 : Logic Operations

These change the contenta of a specified register.

BCD to Binary

Typical Conversions:

COMPARE

Fig. 3-36: Arithmetic Instruction

If X6=0, then the next (3) outputs are kept at logic "0" (shut off) c. Command Definition

b. Programming Lines

3 ×

STORE MCR

X6 MCR(3) a. Ladder Diagram Register Z

Fig. 3-34: Master Control Relay (MCR) Command

b. Programming Lines STORE a. Ladder Diagram Х6 ЛМР(3)

If X6=0, then the next (3) outputs are frozen, and the PLC continues its scan at the rung following the third output

c. Command Definition

Fig. 3-35: Jump (JMP) Command

There are many such instructions, used to move data within the PLC Logical Shifts: Moves all bits of a register to right or left 3-40 Data Conversion Instructions Complement (multiplied by -1) Fig. 3-41 : Data Commands Invert (inverts all bits) Binary to BCD Absolute Value Data Transfer Instructions:

MICRO-AUTOMATION versus MACRO-AUTOMATION

Micro-Automation:

Automation of a single machine, or a small group of machines, also called an "Automation Island".

Automation of a large plant, consisting of many individual automation islands. Uses a large computer or a large P.C., that coordinates the operation of the individual automation islands. Each automation island is uusually controlled by its Macro-Automation:

own control system, such as a small or medium-scale PLC ("Distributed Control").

Macro-automation makes use of a LAN (Local-Area-Network), which links the various sations or automation islands with the central supervising computer or PLC. The use of a LAN provides:

1. Distributed Control

2. Centralized Data Acquisition

The LAN can be organized according to any one of a several possible LAN Topologies (arrangements), such as "Common Bus", "Star" or "Ring".

THIS COURSE REFERS TOMICRO-AUTOMATIC ONLY

Fig. 3-42 : PLC Micro/Macro Systems Definition

f. Typical "PID Controller" Instruction Block




Fig. 43 : Support Analog Data

CHAPTER 4

INDUSTRIAL SWITCHING ELEMENTS

Electronic Gates
Gates Implementation
Input/Output Module
Electric Relays
Pneumatic Valve "Gates"
Moving Parts Logic (MPL)
Design Considerations
Switching Elements Properties




Fig. 4-1: Typical Simple Gates Packages (SSI - Small Scale Integrated)

Fig. 4-5: Hazard Elimination




Fig. 4-2 : Equivalent Circuits for Function AB+CD+EF




Fig.4- 3: Equivalent Circuits for Function AB+A'C (Save Packages)




Fig. 4-6 : Switch Bounce Elimination




Fig. 4-7 : Typical Opto-Isolated Input Module




Fig. 4-8 : AC Input and Output Modules for Electronic Gates

Fig. 4-9 : DC Input and Output Modules for Electronic Gates




Fig. 4-11: Typical Relay Package





Fig. 4-13: Pneumatic Valve Gates







Fig. 4-15 : Shuttle Valve (OR Gate)







Fig. 4-18: Pneumatic OR Gates

Fig. 4-14: Operation of 5/2 Spool Valve




S = A . B

S = A . B

A B

Fig. 4-19: Pneumatic AND Gate

Fig. 4-16 : Pneumatic Universal Gate (MPL) (Samsomatic, W. Germany)



T=X3(X1'+X2)+X4(X1+X2')

Fig. 4-17 : Pneumatic Universal Gate (MPL) (Dreloea, E.Germany)




Fig. 4-20: Pneumatic Gates (TELEMECHANIQUE, France)






Fig. 4-21: Fluid Flip-Flop (Wall Attachment Principle)




Fig. 4-22: Fluid OR-NOR Gate Q1 = C1 + C3, Q1 = (C1 + C3)




Fig. 4-23 : Fluid NOR Gate (Impact Modulator, AIR Logic, USA) T = (C1 + C2 + C3 + C4)'




Fig. 4.33. On and Off states of a diaphragm amplifier. (Courtesy of Air Logic Div., Fred Knapp Eng. Co.)

Fig. 4-24: Pneumatic Binary Amplifier (Single Stage, AIR LOGIC, USA)




Fig. 4-25: Pneumatic Binary Amplifier (Two Stage, CLIPPARD, USA)




Fig. 4-26: Comparison Between Switching Methods

	זמן הגובה	גודל יחסי של המערכת	אמינות (משך חיים)		רגישות לטמפרטורה	רגישות ללכלוך וקורוזיה	רגישות לתנודות והלם	רגישות לרעש חשמלי	וקרינה	סכנה עם חומר מתלקח	Fan-In	Fan-Out	לחץ אויר	הצרוכת אויר	Input Interface	Output Interface
Electronics	5-10 nSec	વ વા	בלתי מוגבל	בתנאים מתאימים	たいな	בינוני	בינוני	たしな		בינוני	2-8	5-10	=		טוב לחיישנים	טוב לציוד
Relays	10-25 mSec	גדול	10E5-10E6 מחזורים		בינוני	בינוני	גרוע	מוב		גרוע	>20	>20	7		חשמליים	חשמלי
Pneumatic Valves	10-20 mSec	גדול	10E7-10E8 מחזורים		מוב	מוב	טוב מאד	טוב מאד		טוב מאד	2	בלתי מוגבל	עור	נמוכה	טוב לחיישנים	טוב לציוד
Moving-Part Logic	5-10 mSec	בינוני	10E7-10E8 מחזורים		מוד	טוב	בינוני	טוב מאד		טוב מאד	2-3	בלתי מוגבל	בינוני - גבוה	נמוכר	פניאומטים	dt/xidd'
Fluidies	1-2 mSec	בינוני	בלתי מוגבל	עם אויר נקי	מוב מאד	たしば	טוב מאד	מוב מאד		טוב מאד	2-4	4-6	נמוך	עונינ		דורש העדרה

Fig. 4-27: Comparison Between Switching Elements

CHAPTER 5

HUFFMAN METODE

Feedback Memory Concept
Typical Block Diagram
Primitive Flow Diagram
Primitive Flow Table
Merge diagram
Merged Flow Table
States Assignment
Exitation and Output Functions
Ladder Circuit Realization
PLC Program
Random Inputs Systems

Huffman/PLC Combination 5-1

Huffman method is very effective in reducing the number of group relay flip-flops. It is also effective for design of systems with random inputs.

Design process by Huffman method may become very complex, from "State Assignment" step, and on. Furthermore, it is based on Karnaugh maps, which eliminate the number of involved variables.

When system realization is based on PLC or on electronic gates, number of "relay" flip-flops doesn't actually effect system cost (or effect is minor)


The Huffman-PLC method:

- * implements flip-flop for each state
- * eliminates the complexity of Huffman method,
- * enables to implement large Karnaugh maps and Pseudo Karnaugh maps.

Fig. 5-1: Huffman Method - Basic


Example - A system detects cylinder piston movement direction: forward (toward A+position), or backwords (toward A-position).

System reads limit switches a1 and a2 and outputs signals to green or red bulbs. During forward movement (input=00), green bulb must be illuminated, and during backwords movement (same input) red bulb must be illuminated,



Note: Assume that piston changes direction only after reaching cylinder edge.


a. System Definition




b. Same Input Generates Different Outputs (Inpossible in a combinational system)



c. Adding External State Input (y) May Eliminate Problem



d. Internal Generated State Signal



f. Multiple Internal Generated State Signals

e. Sequential System General Diagram

Fig. 5-2: Sequential System Concepts

RESTRICTION: DUE TO TRANSIENT HAZARDS, ASYNCHRONOUS SYSTEM CANNOT HANDLE CHANGE OF SEVERAL INPUT SIGNALS SIMULTANEAUSLY (EXCEPT FOR SPECIFIC CASES).

Flip-Flop Delay


e. Transition Timing

a. Essential Restriction Rule

Change of an external input may couse a change of state variable, which is fed to system input. Result may cause simultaneous change of two input signals (external and internal).

In order to evoid it, simultaneous changes are replaced by sequential changes. This result is achieved due to memory (flip-flop) delay.

b. Hazard Problem and Its Elimination



Each transition from state to state is combined of unstable state followed - after delay- by stable state.

d. Relay Flip-Flop Transition Response

Fig. 5-3: States Transition Process

Step 1 : System requirements definition
Step 2 : Primitive flow diagram
Step 3 : Primitive flow table
Step 4 : Merge options Diagram
Step 4 : Output table
Step 9 : Flip-flops exitation expressions
Step 10 : Outputs expressions

Step 4 : Merge options Diagram
Step 10 : Outputs expressions
Step 5 : Merge groups selection
Step 6 : Merged flow table
Step 11 : System Logic Circuit

Fig. 5-4 : Huffman Design Steps

When input changes from "0" to "1", output is delayed T sec When input changes from "1" to "0", output is changed immediately, and time count is reset

a. Definition




b. Example of Timing Diagram (5 Sec Delay)

Fig. 5-5: "On-Delay" Timer


HUFFMAN DESIGN METHOD


START , A+ , A- , A+ , AWith Return Spring

a. Sequence



b. Sequence Chart






5-3

c. Cylinder Type

State	Cylinder State	Action	Output Command
1	Cylinder at A- (Start)	Start moving towards A+	A+
2	Moving towards position +	Keep moving towards A+	A+
3	Cylinder at A+	Start moving back (towards A-)	None (A-)
4	Cylinder moves towards A-	Keep moving back	None (A-)
5	Cylinder at A-	Start moving towards A+	A+
6	Cylinder moves towards A+	Keep moving towards A+	A+
7	Cylinder at A+	Start moving back (towards A-)	None (A-)
8	Cylinder moves towards A-	Keep moving back	None (A-)

e. States Definitions




(1,2), (3,4), (5,6), (7,8) i. Selected Groups

_ >	D4 0 0	D41 01 01
S1 ≤ cr4.a1	R1 = cr2.a2	R1' = cr2' + a2'
S2 = cr1.a2	R2 = cr3.a1	R2 '= cr3' + a1'
S3 = cr2.a1	R3 = cr4.a2	R3' = cr4' + a2'
S4 = cr3.a2	R4 = cr1.a1	R4' = cr1' + a1'
→ S1 = a1(cr2+c	cr3)' = a1.cr2'.cr3'	
A+ = Gr1 + cr3	3	

A+ = START.cr1.a1 + cr1.a1' + cr3

m. Exitation and Output Functions

(refer to 5-5 for Initialization and Output Rules)



n. Relays Ladder Diagram

INPUTS Start X0 Limit contact a1 X1 Limit contact a2 X2

OUTPUTS
Solenoid A+ Y1

o. PLC I/O Tables

x1 cr2 cr3	cr2 x2	CR1
cr1 x2	cr3	CR2
cr2 x1	cr4	CR3
cr3 x2	cr1	CR4
	<u>∟_;;</u> x1 	
cr1 x1)

p. Relays Ladder Diagram

STORE AND NOT AND NOT OR STORE NOT OR NOT AND OUT	x1 cr2 cr3 cr1 cr2 x2 STORE CR1
AND	x2
OR	cr2
STORE NOT	cr3
OR NOT	x1
AND	STORE
OUT	CR2
AND	x1
OR	cr3
STORE NOT	cr4
OR NOT	x2
AND	STORE
OUT	CR3
AND	x2
OR	cr4
STORE NOT	cr1
OR NOT	x1
AND	STORE
OUT	CR4
STORE	x0
AND	cr1
AND	x1
STORE	cr1
AND NOT	x1
OR	STORE
OR	cr3
OUT	Y1

Fig. 5-6 : Sequence A+,A-,A+,A- , Huffman Method

q. PLC Circuit & Program

(With Returned Springs)




START, A+, A-, A+, A-Without Return Spring

a. Sequence

023456780






k. States Assignment

	\$1 ≤ \$2 = \$3 = \$4 =
10 00 01 00 10 00 01 00 10	→ S1 =
h Seguence Chart	A+ '≥

Α

START

c. Cylinder Type




			Comr	ut nands
State	Cylinder State	Action	A+	A-
1	Position - (initial)	Start moving towards A+	1	0
2	Moving towards position +	No action required	-	0
3	A+	Start moving back (towards A-)	0	1
4	Cylinder moves towards A-	No action required	0	-
5	Cylinder at A-	Start moving towards A+	1	0
6	Cylinder moves towards A+	No action required	-	0
7	Cylinder at A+	Start moving back (towards A-)	0	1
8	Cylinder moves towards A-	No action required	0	-

e. States Definitions

= cr2.a1 R1 = cr2.a2 = cr1.a2 R2 = cr3.a1 = cr2.a1 R3 = cr4.a2 = cr3.a2 R4 = cr1.a1 = a1(cr2+cr3)' = a1.cr2'.cr3' R1' = cr2' + a2' R2 '= cr3' + a1' R3' = cr4' + a2' R4' = cr1' + a1' € 6r1 + cr3 A+ = START.cr1 + cr3 A- = a2

m. Exitation and Output Functions

(refer to 5-5 for Initialization and Output Rules)



n. Relays Ladder Diagram





Fig. 5-7 : Sequence A+,A-,A+,A- , Huffman Method (Without Returned Springs)

STORE	x1
AND NOT	cr2
AND NOT	cr3
OR	cr1
STORE NOT	cr2
OR NOT	x2
AND	STORE
OUT	CR1
AND	x2
OR	cr2
STORE NOT	cr3
OR NOT	x1
AND	STORE
OUT	CR2
AND	x1
OR	cr3
STORE NOT	cr4
OR NOT	x2
AND	STORE
OUT	CR3
AND	x2
OR	cr4
STORE NOT	cr1
OR NOT	x1
AND	STORE
OUT	CR4
STORE	x0
AND	cr1
OR	cr3
OUT	Y1
STORE	x2
OUT	Y2

q. PLC Circuit & Program



a. Merge Available Cases

4

5Row i

Merge Non-Available Cases

Fig. 5-8: Merge Flow Rows Rules

0	•	1	1	1> 1
•	0	0	0	0> 0
_	0	0	_	1> 0
0	1	1	0	1 < 0
Reset	Set F	Next State	Current State	Tran

expected output.

a. Flip-Flop Transition Cases

Fig. 5-9: FF Exitation Rules

On system reset (or power on), all state variables are "0", meaning :

This state is not part of the flow table, and and therefor is not taking care of. As a result, if we refere only to the flow table, we can't force the initial state CR to become "1".

Most (or all) set/reset functions are product of state-variable (or more), but since all of them are 0, all functions are inhibited.

Therefor, driving the system to its expected initial state, must be done by a function that doesn't depend on any operated CRi, but only on non-operated CRi'.

This is acheived by writing the initial function in its negative conditions, and negate it (similar to implementing the "0" Karnaught table).

be carried on, we write the states where the transition is forbidden, as a So, instead of writing the CR states where the transition to that state must function of CR or several CRs, and then negate it.

Negating this expression, using De-Morgan rules, bring to function that depends on CR', and this may be carried on.

System Inialization

non-steady state: transients. If we don't take care of transition states, say But transition between steady states is done by pathing through a In most cases, only steady-state output is specified.

define it as don't care, system output may be wrong during those

where due to high enersion, transient outputs do not affect the current is 0 twice, but it illuminates as required. This a simple case valve is actuated by AC current, meaning that during each cycle its usually when output inertion is high. For example, standard 220 In some cases, we may ignore the need to define transitions output, Usually, transient time is very short with respect to steady states duration.

Generally, if there is not enough information about the importance of transient outputs, the following rules are used:

other, the output of the transition between them may be defined Rule 1: If outputs of 2 steady states are same, the output of the as don't care. Rule 년: If outputs of 2 steady states are different from each transition between them must be equal to the steady-state

Fransient Outputs





Fig. 5-10 : States Grouping Examples

A mixing system requires filling a tank with liquid, mix it for a specific time period and then drain the liquid out.

An automatic process is represented as follows:

- 1. Sequence starts by pressing START buttom. This opens FILL valve.
- Liquid fills tank until HIGH level sensor is operated.
 At that time FILL valve is closed, mixing motor is turned on, and a timer is activated
- 4. On timeout, motor is turned off, and DRAIN valve is opened.

 5. When tank is empty, LOW level sensor contacts open, and DRAIN valve is closed.




a. Process presentation and requirements definitions

START , F,
$$\begin{bmatrix} F' \\ (H) - M \\ TMR \end{bmatrix}$$
, $\begin{bmatrix} T \\ M \end{bmatrix}$, $\begin{bmatrix} C \\ M \end{bmatrix}$, $\begin{bmatrix} C \\ M \end{bmatrix}$

b. Process Sequence

c. Groups Partition



d. Cascade Contacts Circuit

Fig. 5-11 : Automatic Mixing System **Cascade Method**




Fig. 5-12 : Automatic Mixing System **Huffman Method**





Fig. 5-13 : Height Detector System Design

e. Primitive Flow Table

- 1. Different size elements are transferred on a conveyor belt.
- 2. All elements that are below specific height limit must be rejected.


 3. Reject is performed by opening a reject door Z=1.
- 4. Photocells X1 and X2 are placed in specific locations.
- 5. X2 is covered by all sizes. X1 is covered by elements over the defined specific heigh limit.






S1 = X1	(S1 = X1.X2')
R1 = X1'.X2'	(R1 = X1'.X2'.cr1)
7 = X2.cr1'	(7 = X1'.X2.cr1')

a. Summary of Fig. 5-13



b. Relays Implementation



INPUTS

Photo-cell X1	X 1
Photo-cell X2	X2


OUTPUTS

Cylinder Z	Y 1

d. PLC I/O List



e. PLC Program



f. cr1 Function Simplification


Fig. 5-14: Realiation of Fig. 5-13

A red light signal is placed in the junction of road and raillway. Its task is warning cars not to cross the junction. Another red light signal is placed far from the junction. Its task is warning other trains not to enter junction area.

Train must operate red light as soon as it enters "junction path area", far from the junction, and turn it off as soon as last waggon leaves the junction, near junction.


Trains may go in two direction, but the following assumption are known:

* Only a single train crosses the junction path area, at a time.



One of the tracks is connected to common node (Ground), while the other track is splitted - within the junction path area into 3 sections, that are physically joined, but electrically isolated from the graounded track, and from tracks outside


Mid-section is also isolated from the other two, as seen in the drawing.




When the junction path area is empty (no trains inside) all 3 sections are disconnected from common track, thus providing "0" signal on each section.

When the train crosses a track section, it connects it electrically to the common track, thus changing its signal into "1". Signal returns to "0" as soon as last waggon leaves the appropriate track section.
Signaling control system senses A and B signals, and turns red lights on or off, accordingly.

a. System description




d. Flow-diagram (primitive) Fig. 5-15: Traffic-Light Control System Design




a. Basic Block Diagram

S1 = AB R1 = B' (R1' = B) L = A + cr1'.B W = A + B


b. System Functions



c. Realys SYstem Realization



d. Gates Implementation



h. CR1 Function Simplification

INPUTS


5-11

	V4
Α	X1
В	X2

OUTPUTS

Light L	Y 1
Warning W	Y2

e. PLC I/O Tables



f. PLC Circuit

STORE	x1
AND	x2
OR	cr1
AND	x2
OUT	CR1
STORE NO	OT cr1
AND	x2
OR	x1
OUT	Y1
STORE	x1
OR	x2
OUT	Y2

g. PLC Program

Fig. 5-16: Realization of Fig. 5-15

- 1. System FAIL status is exspressed by an external signal F=1. It must activate siren S, until operator confirmation
- 2. Operator confirms by pressing C buttom. This de-activates siren. 3. If FAIL signal still exists, confirmation turns on flash light L =1.
- 4. After confirmation, flash is turned off a soon as fail terminates.

a. System Definition

f. Merge Diagram

ALARM SYSTEM **ALARM SIREN** Fail Signal Confirmation button ALARM FLASH

b. System Block Diagram

- 1			
•	n	١	
١,	v	,	

5-12

State	Position	Error Status	Key Status	Alarm Status	Warning Status	FC AL
1	Idle State	NO	OFF	NO	NO	00 00
2	Error exists. Not yet confirmed	YES	OFF	YES	NO	10 10
3	Error exists and is being confirmed (Error exists and operator presses key)	YES	ON	NO	YES	11 01
4	Error exists and been confirmed (Error exists and operator releases key)	YES	OFF	NO	YES	11 01
5	Confirmed key depressed while no error occurs	NO	ON	NO	NO	01 00
6	Error terminated but not yet confirmed (Error exists and operator releases key)	NO	OFF	YES	NO	00 10

c. States Definitions





Fig. 5-17: Alarm System Design

a. Exitation & Output Functions



b. Typical Relay Flip-Flop





Fig. 5-18: Realization of Fig. 5-17 by Relays System



a. Exitation & Output Functions

INPUTS

F	X1
С	X2


OUTPUTS

Alarm A	Y 1
Flash L	Y2

b. PLC I/O Tables

Y1 → CR2 Y2 → CR3

c. CR Equivalence



STORE	x2
OR NOT	y1
AND NOT	x1
OR	cr1
STORE NOT	x2
AND NOT	y1
OR NOT	x1
AND	STORE
OUT	CR1
AND	x1
AND NOT	x2
OR	y1
AND NOT	x2
OUT	Y1
STORE	x 1
AND	x2
OR	y2
STORE NOT	cr1
OR	x 1
AND	STORE
OUT	Y2

e. PLC Program

Fig. 5-19: Realization of Fig. 5-17 by PLC





Fig. 5-20: Realization of Fig. 5-17 by Electronic Gates System



e. Primitive Flow-table

Fig. 5-21: Motor Direction Detection System Design

```
S1 = A'(cr2.B + cr2'.cr3'.B')

S2 = B'(cr1.A + cr3.A')

S3 = A(cr2.B + cr4.B')

S4 = B(cr1.A + cr3.A')

R1 = A(cr2.B' + cr4.B)

R2 = B(cr1.A' + cr3.A)

R3 = A'(cr2.B' + cr4.B)

R4 = B'(cr1.A' + cr3.A)

R1' = A' + (cr2' + B).(cr4' + B')

R2' = B' + (cr1' + A).(cr3' + A')

R3' = A + (cr2' + B).(cr4' + B')

R4' = B + (cr1' + A).(cr3' + A')

D = cr1.B + cr2.A' + cr3.B' + cr4.A
```

a. Exitation and Output Functions






Fig. 5-22: Realization of Fig. 5-21 by Relay System



b. PLC I/O Tables

OUTPUTS

Direction D




STORE cr2 AND x2 STORE NOT cr2 AND NOT cr3 AND NOT x2 OR STORE AND NOT х1 STORE NOT cr2 OR x2 STORE NOT cr4 OR NOT x2 STORE AND OR NOT х1 STORE AND OUT CR1 AND х1 STORE cr3 AND NOT х1 STORE AND NOT x2 STORE NOT cr1 OR STORE NOT cr3 OR NOT х1 STORE AND OR NOT x2 AND STORE OUT CR2 AND x2 STORE cr4 AND NOT x2 OR STORE AND NOT х1 STORE NOT cr2 OR x2 STORE NOT cr4 OR NOT AND STORE OR NOT х1 AND STORE OUT CR3 STORE cr1 AND х1 STORE cr3 AND NOT х1 OR STORE AND x2 STORE NOT cr1 OR STORE NOT cr3 OR NOT х1 STORE AND OR NOT x2 AND STORE OUT CR4 STORE cr1 AND x2 STORE cr2 AND NOT х1 OR STORE STORE cr3 AND NOT x2 STORE STORE cr4 AND х1 OR STORE OUT Υ1

d. PLC Program

Fig. 5-23: Realization of Fig. 5-21 by PLC

- 1. A security door is controlled by two input switches : X1 and X2 .
- 2. The door is opened and closed, by entering the following sequence :



Actually, door is opened when latest 5 inputs satisfy the sequence 00, 10, 11, 10, 11, and closed as soon as both inputs become 0 (X1X2=00).

a. System Definition




Fig. 5-24: Combination Lock System Design

CHAPTER 6

PNEUMATIC CONTROL SYSTEMS

Pneumatic Cascade
Efficient Valve Implementation
Emergency-Stop Modes




Fig. 6-1 : Intuitive Design for Sequence Start , A+,B+,A-,B-

START (A+) Conflicts With A- Actuation (by b1) More Conflicting States

Fig. 6-2: Sequence Start, A+,B+,B-,A-




Fig. 6-3: Cascade Design for Sequence Start, A+,B+,B-,A-,C+,C-




Fig. 6-4 : Cascade System for Sequence Start , A+,A-,A+,A- (Cascade)

Pure pneumatic control system

Simplicity and realiability

Limited to control cylinders with actuation valves that satisfy the following restrictions :

- * Valves do not have return springs
- * Valves are operated pneumatically (no solenoids)

Group Partitioning differences between pneumatic and relays cascade are :

- * There is always an active group, even when not operating (START is also included within a group)
- * Last Group may be merged with first group, provided that groups do not conflict

Fig. 6-6: Pneumatic Cascade Basic Concept




Fig. 6-7: Pneumatic Cascade Group Configurations

ORIGINAL SEQUENCE

START,
$$A+$$
, $\begin{bmatrix} B+\\ C+ \end{bmatrix}$, $B-$, $\begin{bmatrix} B+\\ A- \end{bmatrix}$, $\begin{bmatrix} B-\\ C- \end{bmatrix}$ START, $A+$, $\begin{bmatrix} B+\\ C+ \end{bmatrix}$, $B-$, $\begin{bmatrix} B+\\ A- \end{bmatrix}$, $\begin{bmatrix} B-\\ C- \end{bmatrix}$

a. Process Sequence Definition

b. Sequence Groups Partioning


- 1. cylinder actuated by valves without return springs.
- 2. A set of two limit valves.
- CYLINDER "A" a1 a2

c. Single-Cycle Cylinder Requirement

1. cylinder actuated by valves without return springs

SEQUENCE GROUPS

- 2. Two sets of two limit valves.
- 3. A two-input OR gate for each valve control.



d. Two-Cycle Cylinder Requirement

- 1. System consists of 3 cylinders, each equipped with limit-valves
- 2. Cylinders "A" and "C" perform single cycle (each), and require a single set of limit valves.
- 3. Cylinder "B" performs two cycles, and requires two sets of limit-valves, and OR valves.
- 4. A START valve is also required.






Fig. 6-8: Pneumatic Cascade Design Process Steps



f. System Components



g. Complete System

Fig. 6-8: Pneumatic Cascade Design Process Steps

(Cont'd)




Fig. 6-9: Pneumatic Cascade Example 1

(from semester exam September 2002)




Fig. 6-10 : Pneumatic Cascade Example 2

(from semester exam July 2002)

Efficient Use of Directional-Control Valves in Fluid-Logic Circuits

fullest extent, which can result in considerable reduction in the number of valves. in five tables which include 186 (i.e. all the significant) input-signal combinations. logic functions can be obtained with a single valve. The results are summarised It thus becomes possible to exploit the logic capacity of these valves to their Various types of directional-control valves have been systematically analized combinations. It was found that a surprisingly large variety of fairly complex Several examples are presented, illustrating how the tables can be used to to determine the logic output functions obtained for different input-signal implement given fluid-logic functions with a minimum number of valves.

0 V

A+B

A.B.



Fig. 7-19 : Examples of Complex Functions

a. 3/2 Valve, Single Output Function b. Two Separate Output Function,2 Input Variables

Two Separate Output Function, 3 Input Variables

ပ

Two Separate Output Function, 4/5 Input Variables

ö

Two Separate Flip-Flop Output Function

ė

					_	
YES	TON	AND	OR	INHIBITION	IMPLICATION	SELECTOR
-	8	က	4	2	9	7
	1 YES		-	, ,	_	

NOTIBILION	IMPLICATION	SELECTOR	
n	9	7	

a. Function Search Order

b. Tables List

Fig. 6-12: Function Tables Arangement




Fig. 6-13: 3/2 Valve Connections yielding Single Output Function and Valves Pins Assignment

													_									- 8
5/3 Valve	P1 P2 2 3 4													B A A 0 1		ABA10				AB010		AB101
6/2 Valve	P2345		⋖	B1A10				1 1	B 0 1 0 A	B01A1					BA0A1		1 A 0	BBAOA				
5/2 Valve	P 2 3 4	A010			B 1 0 A	A 1	B A 0 1	0 1			B 1 A 0	BBA0	0						BA1A		B 0 A 1	
	Output 2	T1=A'	T1=AB	T1=A+B	T2=AB'	T1=A+B'	T1=AB	T2=A+B	T2=AB'	T2=A+B'	T1=A+B	T1=A+B	T1=AB'	T2=A+B'	T2=A+B'	T2=AB'	T2=AB'	T2=AB'	T1=A+B'	T2=AB'	T2=A+B'	T2=A'+B
	Output 1	T2=A	T2=B	T2=B	T1=B	T2=B	T2=B'	T1=B'	T1=B'	T1=B'	T2=AB	T2=AB	T2=AB	T1=AB	T1=AB	T1=A+B	T1=A+B	T1=A+B	T2=A+B	T1=A'B	T1=AB'	T1=A+B'
	Function Names	YES/NOT	YES/AND	YES/OR	YES/INHIBITION	YES/IMPLICATION	NOT/AND	NOT/OR	NOT/INHIBITION	NOT/IMPLICATION	AND/OR	AND/OR	AND/INHIBITION	AND/IMPLICATION	AND/IMPLICATION	ORMHIBITION	ORMHIBITION	ORINHIBITION	ORTMELICATION	NHIBITION/INHIBITION	INHIBITION/IMPLICATION	IMPLICATION/IMPLICATION
300	No.	10	12	13	7	16	18	21	24	25	26	27	36	42	43	45	46	47	48	54	55	58

: Valve Connections Yielding Two Separate Outputs, Two Variables

Fig. 6-14

No.	FUNCTION NAME	BOOLEAN	BOOLEAN	Valve 5/2	Valve 6/2	Valve 5/3
		FUNCTION 1	FUNCTION 2	P 2 3 4	P 2 3 4 5	P1 P2 2 3 4
59	YES/SELECTOR	T2=C	T1=AC+BC'		CAB10	
60	NOT/SELECTOR	T2=C'	T1=AC+BC'		CAB01	
61	AND/OR	T1=AB	T2=B+C	BABC	011201	
66	AND/AND	T1=AC	T2=BC	BABC	C A 0 B 0	
70	AND/INHIBITION	T1=AC	T2=BC'	CAOB	011020	
73	AND/IMPLICATION	T1=AC	T2=B+C'	0.102	C A 0 B 1	
75	AND/SELECTOR	T2=BC	T1=AC+BC'	CABO	011021	
79	AND/SELECTOR	T2=AC	T1=AC+BC'		CABAO	
81	OR/OR	T1=B+C	T2=A+C		CIBIA	
84	OR/OR	T1=B+C	T2=A+C		CCBCA	
85	OR/INHIBITION	T1=B+C	T2=AC'		CIBOA	
86	OR/INHIBITION	T1=B+C	T2=AC'		CCBOA	
87	OR/IMPLICATION	T2=A+C	T1=B+C'	CBIA		
90	OR/SELECTOR	T1=A+C	T2=AC+BC'	CIAB	1	
91	OR/SELECTOR	T1=A+C	T2=AC+BC'	CCAB	1	
94	OR/SELECTOR	T1=B+C	T2=AC+BC'		C 1 B A B	
95	OR/SELECTOR	T1=B+C	T2=AC+BC'		CCBAB	
96	INHIBITION/INHIBITION	T1=AC'	T2=BC'		COAOB	
97	INHIBITION/INHIBITION	T1=AB'C	T2=ABC'		00.102	B C 0 A 0
99	INHIBITION/IIMPLICATION	T1=AC'	T2=B+C'		C 0 A B 1	200.10
.00	INHIBITION/IIMPLICATION	T1=AB'C	T2=A+B'+C		001121	B C 0 A 1
01	INHIBITION/SELECTOR	T1=AC'	T2=AC+BC'	COAB		20011
03	INHIBITION/SELECTOR	T1=BC'	T2=AC+BC'	CONB	COBAB	
04	IMPLICATION/IMPLICATION	T1=A+C'	T2=B+C'		CA1B1	
05	IMPLICATION/IMPLICATION	T1=A+B+C'	T2=A+B'+C		0.11.2.1	B C 1 A 1
07	IMPLICATION/SELECTOR	T2=B+C'	T1=AC+BC'	CAB1		201111
109	IMPLICATION/SELECTOR	T2=A+C'	T1=AC+BC'	CHBI	CABA1	
10	SELECTOR/SELECTOR	T2=AC+BC'	T1=AC'+BC	CABA	CABAT	
112	AND+AND/AND+AND	T1=AB+AC	T2=AC+BC			CAABC
13	AND+AND/AND+	T1=AB+AC	T2=A+BC		1	CAABA
14	AND+AND/INHIBITION	T1=AB+AC	T2=A'BC		1	C A A B 0
15	AND+AND/IMPLICATION	T1=AB+AC	T2=A+B+C'	1	1	CAAB1
17	AND+INHIBITION/AND+INHIBITION	T1=AB+AC'	T2=AB'+AC		1	B C A 0 A
18	AND+INHIBITION/INHIBITION+	T1=AB+AC'	T2=A+BC'		1	ВСАВА
19	AND+INHIBITION/OR	T1=AB+AC'	T2=B+C		1	всавс
20	AND+INHIBITION/AND	T1=AB+AC'	T2=BC		1	BCAOB
21	AND+INHIBITION/INHIBITION	T1=AB+AC'	T2=BC'		1	BCABO
22	AND+INHIBITION/IMPLICATION	T1=AB+AC'	T2=B'+C	1	1	B C A 0 1
27	AND+/AND+	T1=A+BC	T2=C+AB		1	ACABC
28	AND+/INHIBITION	T1=A+BC	T2=ABC'		1	ACAB0
29	AND+/IMPLICATION	T1=A+BC	T2=A'+B+C		1	A C A B 1
31	INHIBITION+/INHIBITION+	T1=A+BC'	T2=A+B'C		1	C B A 1 A
32	INHIBITION+/OR	T1=A+BC'	T2=B+C		1	C B A 1 B
33	INHIBITION+/AND	T1=A+BC'	T2=BC	1	1	C B A B C
34	INHIBITION+/INHIBITIOM	T1=A+BC'	T2=B'C		1	C B A 1 0
35	INHIBITION+/IMPLICATION	T1=A+BC'	T2=B+C'	1		C B A B 1

Fig 6-15: Valve Connections Yielding 2 Separate Output Functions, 3 Variables

							_													
5/3 Valve	P1 P2 2 3 4		BCADE									C A	U	CA	CAD	U	CAD	BCAD1	\mathcal{O}	CAD
6/2 Valve	P2345	EABCD		A D D C	DABIC DABIC	ABD	ABO	DABC1	DABCB		DABAC									
5/2 Valve	P 2 3 4							5) 4)											
	Output 2	T2=CE+DE'	T2=CE+B'E+BC'D	T1=AD+BD'	II=AL+BL T1=AD+BD'	T1=AD+BD'	T1=AD+BD'	Ti=AD+BD'	12=5D+5D' T2=CD+8D'	T2=CD+AD'	T2=AD+CD'	T2=CD+B'D	T2=CD+B'D	T2=D+BC'	T2=C+BD	T2=BC+BD	T2=BC'D	T2=B'+C+D	T2=AB'+AC+B'CD	T2=D
	Output 1	T1=AE+BE'	T1=AB+AC'+B'CD	T2=CD	12=CD T2=C+D	T2=C+D	T2=CD,	T2=C+D' Ti- * T2 - D'	II=AL+BL T1=AD+BD'	T1=AD+BD'	T1=AD+BD'	T1=AB+AC'	T1=A+B'C	T1=A+B'C	T1= AB+AC'+B'CD	T1= AB+AC'+B'CD	T1= AB+AC'+B'CD	T1=AB+AC'+B'CD	T1=AB+AC'+B'CD	T1=AB+AC'+B'CD
	Function Names	5 VARIABLES	4 VARIABLES	AND/SELECTOR	ONSELECTOR	OR/SELECTOR	INHIBITION/SELECTOR	IMPLICATION/SELECTOR	SELECTOR/SELECTOR	SELECTOR/SELECTOR	SELECTOR/SELECTOR	AND+INHIBITION/AND+INHIBITION	AND+INHIBITION/INHIBITION+	INHIBITION+/INHIBITION+						
	No.	140	141	142	143 144	145	146	147	140	150	151	152	153	154	155	156	157	158	159	160

: Valve Connections Yielding Two Separate Outputs, 4-5 Variables

			3/2 Valve	5/2 Valve
No.	Output 1	Output 2	2 3	2 3 4
	No Input Variables			
161	T=y		1 0	
162	T1=y'	T2=y		0 1 0
163	T1=y	T2=y'		1 0 1
	One Input Variables			
164	T=Ay		A 0	
165	T=Ay'		0 A	
166	T1=Ay'	T2=Ay		0 A 0
167	T1=Ay	T2=Ay'		A 0 A
168	T1=Ay	T2=y,		A 0 1
169	T1=y	T2=Ay'		1 0 A
170	T=A+y'		A 1	
171	T=A+y		1 A	
172	T1=A+y	T2=A+y'		1 A 1
173	T1=A+y'	T2=A+y		A 1 A
174	T1=A+y'	T2=y		A 1 0
175	T1=y'	T2=A+y		0 1 A
176	T1=Ay'	T2=A+y'		0 A 1
177	T1=A+y	T2=Ay		1 A 0
	Two Input Variables			
178	T1=Ay	T2=By'		A 0 B
179	T1=A+y'	T2=B+y		A 1 B
180	T1=Ay+By'	,	АВ	
181	T1=Ay+By'	T2=By		A B 0
182	T1=Ay+By'	T2=B+y'		A B 1
183	T1=Ay'	T2=Ay+By'		0 A B
184	T1=A+y	T2=Ay+By'		1 A B
185	T1=Ay+By'	T2=By+Ay'		A B A
	Three Input Variables			
186	T1=Ay+By'	T2=By+Cy'		A B C

Fig. 6-17: Valve Connections Yielding Flip-Flop Output Functions




Fig. 6-18 : Example 1

START, A+, A-, A+, A-

a. Process Sequence



b. System Block Diagram

S1=Start.a1.y2' R1=a1.y2 S2=a2.y1 r2=a2.y1'


C. Huffman Method Solution

- * Start, a1, a2 are external signals
- * y1 ,y2 are outputs of internal flip-flops
- * S1,R1,S2,R2 are Set/Reset of those flip-flops
- * Functions that contain only external variables are to be searched in first 4 tables

(Huffman Method Realization)

- * Function that contain internal variables (y) are to be searchedfirst in fifth table
- * In current system, all functions contain internal variables, so they are to be searched in fifth table

e. Design Considerations



f. System Valve Circuit

Fig. 6-19 : Example 2





Fig. 6-20: Solution for Sequence START, A+, B+, B-, A-, B+, B-

EMERGENCY STOP

Stop process due to emergency condition Easy accessible buttons Safety continuation Restart (Continue) Different modes Add-on

STOP CONTINUE



a. Target & Definition

b. Single STOP-RESTART button

c. Separate STOP/RESTART buttons

Fig. 6-21: STOP-RESTART Single/Separate Buttons




Fig. 6-22 : STOP-RESTART With Multiple Remote-Control STOP Buttons

Fig. 6-23 : Electric STOP-RESTART System With Multiple Remote-Control STOP Buttons

No Change

Cylinder at rest must remain at rest.

Cylinder in motion must complete its stroke, and remain at rest.

No Motion

Cylinder at rest must remain at rest.

Cylinder in motion must be disconnected from pressure and move until stopped by friction (or end stroke).

Lock Pistor

Cylinder at rest must remain at rest.

Cylinder in motion must be locked at its current position.

Safety Position

Cylinder must be moved to its either (+) or (-) position, which been pre-definrd as "Safety Position".

No-Change/No-Motion


Combination of No-Change and No-Motion modes.

No-Change/Lock-Piston

Combination of No-Change and Lock-Piston modes.

No-Change/Safety-Position

Combination of No-Change and Safety-Position modes.



c. No-Motion Mode Pneumatic Actuation

d. No-Motion Mode Electric Actuation

Fig. 6-25: No-Change & No-Motion Circuits

Fig. 6-24: Emergency Stop Modes Definition




Fig. 6-26: "Lock-Piston" Mode Circuit




Fig. 6-29: "No-Change/No-Motion" Mode Circuit




Fig. 6-27 : "Safety-Position" Mode Circuit

(Applied to an Individual Cylinder)




Fig. 6-30 : Karnaugh Maps for "No-Change/Safety-Position"Circuit




Fig. 6-28 : "Safety-Position" Mode Circuit (Applied to Entire System)




Fig. 6-31: "No-Change/Safety-Position" Mode Circuit

CHAPTER 7

HARDWARE PROGRAMMERS

Drum Programmer
Programmable Counter 1/n
Programmable Counter 2/n




Fig. 7-1: Drum programmer. (Courtesy of Amerace Corp.)





Fig. 7-2 : Drum Programmer Action

DRUM PROGRAMMER (STEPPING SWITCHED)



 $START\,,\,A_{+},\,B_{+},B_{-},C_{+},\,C_{-},\,D_{+},A_{-}, \begin{bmatrix} E_{+} \\ F_{+} \end{bmatrix},\,F_{-},\,F_{+},\,F_{-},\,F_{+},\,\begin{bmatrix} D_{-} \\ E_{-} \\ F_{-} \end{bmatrix}$

			Switches												
		Signal	_	II	Ш	I۷	٧	VI	VII	VIII	IX	Χ			
	Desired	to	to Connected to												
Step	Event	Advance	A+	B+	C+	D+	D-		E-	F+	F-	Motor			
1	/	Start													
2	A+	a2	х												
3	B+	b2	Х	Х											
4	B-	b1	Х												
5	C+	c2	Х		Х										
6	Ċ	c1	Х												
7	D+	d2	Х			Х									
8	A-	a1													
9	E+ F+	e2 f2						х		х					
10	F-	f1									Х				
11	F+	f2								Х					
12	F-	f1									Х				
13	F+	f2								X					
	D-														
14	E- F-	d1 e1 f1					Х		X		X				
15-24	Go Home	1										х			

Fig. 7-3: Drum Programmer Solution




Fig. 7-4 : Boards




Fig. 7-5 : Matrix Board

X1 X2 Х3 **X4** X5 X6 Χn 1 2 3 4 5 6 Connected to Module 1 **Z**1 Zn **Z**2 **Z**3 **Z**4 **Z**5 **Z**6

Fig. 7-6 : Schematic Representation of Programmable Counter




Fig. 7-8 : Programmable Counter Circuit for a Sequence, Implenting Actuating Valves Without Return Springs (1/n)




Fig. 7-7 : Programmable Counter With Single-Cycle START mode




Fig. 7-9: Programmable Counter Circuit for Sequence of Fig 7-8, While Actuating Valves Have Return Springs (1/n)





Fig. 7-11: Programmer Based on 2/n Code






Fig. 7-15 : 1/n Programmer fot Two Simultaneous Parallel Paths




Fig. 7-16: 1/n Programmer for Two Alternative Parallel Paths (Parallel)




Fig. 7-17: 1/n Programmer for Program With Skip Steps Option




Fig. 7-18 : 1/n Programmer for Program With Repeated Steps Option





Fig. 7-19: Flow Chart for Selecting Sequence-Control System Design Method

CHAPTER 8

MISCELLANEOUS SWITCHING ELEMENTS AND SYSTEMS

Timers Modes
Timers Construction
Pulse Shapers
Flip-Flop Types
Up/Down Counters
Shift Registers Implementation
Schmitt Trigger
Binary Codes
Error Detection
Encoders



Control Delay

- irrelevant

c. Interval

Delay

b. Off-Delay

Delay

Output

Control

Output Delay

Control

Control




Fig. 8-3: Pneumatic "Off-Delay" Timer

Fig. 8-4 : Pneumatic "On-Delay Off-Delay" Timer

Check Valve

Needle Valve

d. Monitored Interval

Output Delay

Control

אוטומציה תעשייתית – שקפי לימוד הפקולטה להנדסת מכונות




Fig. 8-10 : Basic Set-Reset Flip-Flop (SR)




Fig. 8-11: Toggle Flip-Flop (T)




Fig. 8-13: D Flip-Flop Implementation - Shift Register




Fig. 8-14: Up-Counter Hardware Sequence







Fig. 8-15: Down-Counter Hardware Sequence






b. Shift Register (Cyclic) - Parallel In, Serial Out




c. Shift Register (Cyclic) - Parallel In,Serial/Parralel Out




d. Shift Register (Cyclic) - Serial/Parallel In,Serial Out

Fig. 8-16: 10 Stages Shift Registers



a. 10-Step Synchronous Sequence Definition



b. Shift Register With Four Parallel Tracks Implementation

Fig. 8-17 : Implementation of Multi Track Shift Register for Operating Synchronous Sequence




Fig. 8-18: Response of Standard Gate




Fig. 8-19: Schmitt-Trigger Response




Fig. 8-20: Standard/Schmitt Response to Fuzzy Waveform

Decimal Value	Natural Binary Code	Reflected Cyclic Code					
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 1					

Fig. 8-21: Comparison Between Natural-Binary and Reflected-Cyclic Code




Fig. 8-22: Use of Karnaugh Map to Obtain Cyclic Codes




Fig. 8-24: Construction of "Reflected" Cyclic Code

Weight Number	8	4	2	1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0

a. Natural Code (No Parity) P = Parity Bit

Weight Number	8	4	2	1	Р
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

b. Natural Code With Binary Parity Bit (Even Parity)

Fig. 8-25: Truth Tables for Natural Code

Weight Number	8	4	2	1	Р
0	0	0	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	1
9	1	0	0	1	0

a. Weighted BCD Code

Weight Number	7	4	2	1	Р
0	1	1	0	0	0
1	0	0	0	1	1
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	1
5	0	1	0	1	0
6	0	1	1	0	0
7	1	0	0	0	1
8	1	0	0	1	0
9	1	0	1	0	0

b. 2-out-of-5 BCD Code

Fig. 8-26: Truth Tables for BCD Code (With Even Parity bit)




Fig 8-28: Parity Check Process




Fig. 8-29: Binary 8-Sections Encoder

Absolute Coordinates




Fig. 8-30: Typical 8-Sections Encoder

Absolute Coordinates





Fig. 8-31:Single Output Incremental Encoder







Fig. 8-35: Block Diagram of an Open-Loop NC System (One Control Axis)

ITERATIVE SYSTEMS

Iterative Binary Adder
Iterative Design Samples
Binary Numbers Comparator
Cyclic Codes Converters



Z2 = X1.Y1 + X1.X0.Y0 + X0.Y1.Y0

Z1 = X1'X0.Y1'Y0 + X1.X0.Y1.Y0 + X1.Y1'Y0' + + X1.X0'Y1' + X1'Y1.Y0' + X1'X0'Y1

Z0 = X0.Y0' + X0'Y0

b. Sum Output Minimized Functions

- * 3-Bit Numbers Adder requires 6-Variable Map
- * 4-Bit Numbers Adder requires 8-Variable Map
- * 32-Bit Numbers Adder requires 64-Variable Map
- * Karnaugh Map Metode Is Limited to 4-Bit Numbers

c. Karnaugh Map Methose Limitation

a. Truth Table

Fig. 9-1: Adder for 2-Bit Numbers





Fig. 9-2: Iterative Adder Block Diagram




a. General Cell (FA) Flow Chart

Ci	Χi	Υi	Ci+1	Si
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Si = (XI) xor (Yi) xor (Ci)Ci+1 = Xi.Yi+ Ci (Xi + Yi)

b. FA Truth Table



c. FA Logic Circuit

Fig. 9-3: Iterative Binary Adder Design


DESIGN OF A PARITY CHECKER

Checker detects if number of "1" in a binary vector, is odd or even.


It produces a single output line P, where :

P=1 denotes odd parity P=0 denotes even parity


a. Requirements Definition




b. Simplified Block Diagram



c. Iterative Block Diagram




d. General Cell Flow Chart



e. General Cell Truth Table

Pi = Pi-1.Xi' + Pi-1'.Xi = Pi-1 xor X

f. General Cell Function



g. General Cell Logic Circuit


Fig. 9-4: Iterative Parity Checker

DESIGN OF 2-OUT-OF-5 CHECKER


A specific code consists of vectors that contain exactly two "1"s, and all other bits are "0". (11000000, 00101000, 010000001 etc).

Design a circuit that checks vectors and announces Z=1 when detected vector been found valid.


a. Requirements Definition



b. Simplified Block Diagram



c. General Cell Flow Chart



d. Iteratice Block Diagram

Ai-1	Bi-1	Ci-1	Di-1	Χi	Ai	Bi	Ci	Di
1	ı	·	ı	0	1	0	0	0
1	-	-	-	1	0	1	0	0
-	1	-	-	0	0	1	0	0
-	1	-	-	1	0	0	1	0
-	-	1	-	0	0	0	1	0
-	-	1	-	1	0	0	0	1
-	-	-	1	0	0	0	0	1
-	-	-	1	1	0	0	0	1

e. General Cell Truth Table

Ai = Ai-1.Xi'

Bi = Ai-1.Xi + Bi-1.Xi'

Ci =Bi-1.Xi + Ci-1.Xi'

Di =Ci-1.Xi +Di-1

f. General Cell Function

Fig. 9-5 : Iterative 2-Out-of-n Checker


DESIGN OF A BINARY COMPARATOR

Comparator compares 2 binary numbers X,Y (of equal length), and produces 3 output signals:


Line A : A=1 if X>Y Line B : B=1 if X=Y Line C : C=1 if X<Y

Design refers to positive numbers of n+1 bits, where n may vary according to case.


a. Requirements Definition



b. Simplified Block Diagram




c. Iterative Block Diagram




d. General Cell Flow Chart

Ai = Ai-1 + Bi-1.Xi.Yi'
Bi = Bi-1(Xi.Yi+Xi'.Yi') = Bi-1(Xi xor Yi)'
Ci = Ci-1 + Bi-1.Xi.'Yi

f. General Cell Functions



e. General Cell Truth Table



g. General Cell Logic Circuit

Fig. 9-6: Iterative Binary Numbers Comparator

Decimal Value	Natural Binary Code	Reflected Cyclic Code
0 1 2 3 4 5 6 7 8 9 10 11 23 14 15 15	0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 1	0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 1

Fig. 9-7 : Comparison Between Natural-Binary and Reflected-Cyclic Code




Fig. 9-8 : Iterative Circuit for Translating Natural-Binary into Reflected-Cyclic Code




Fig. 9-9 : Iterative Circuit for Translating Reflected-Cyclic into Natural-Binary Code

N(i)	N(i-1)	C(i-1)
0	0	0
0	1	1
1	0	1
1	1	0

 $C(i-1)=N(i) \oplus N(i-1)$ $N(i-1)=N(i) \oplus C(i-1)$

Fig. 9-10 : Truth Table for Translating Natural-Binary into Reflected-Cyclic Code

MULTI VARIABLES KARNAUGHT MAPS

- 5-Variables Map
- 6-Variables Map
- 7-Variables Map
- 8-Variables Map





Fig. 10-1: Three-Dimentional Five-Variable Karnaugh Map, and Its Developmenet

Fig. 10-2 : Optional Construction of Five-Variable Karnaugh Map (Not Recommended)



T=A'B'C'D'+A'BDE'+A'B'CDE'+AB'C'D'+A'BC'DE+ABCDE+ABCD'E


with impossible conditions: A'B'CD'=1 ACDE'=1

a. Original Function

T=B'C'D'+A'BC'D+CDE'+ABCE c. Simplified Function

b. Karnaugh Map

Fig. 10-3: 5-Variable Minimzation Exercise (With Solution)



T=A'B'C'E'+A'B'CD'+ABC'DE'+AB'C'E'+AB'CD'E'+B'C'D'E+A'B'C'DE+CD'E


a. Original Function

T=


c. Simplified Function

b. Karnaugh Map

Fig. 10-4: 5-Variable Minimzation Exercise (Without Solution)




a. 3-D Representation



b. Flat Representation

Fig. 10-5: Three-Dimentional slx-Variable Karnaugh Map, and Its Developmenet



T=A'BC'F'+AB'C'DE'F+ABDF+ACDE+ACD'E+ +A'C'DE'+A'C'DEF'

with impossible conditions : A'B'C'D'=1 A'BCD'F=1


a. Original Function

T=A'C'F'+ACE+C'DE'F+ABDF

1 2 3 4

c. Simplified Function

Fig. 103-6 : 6-Variable Minimzation Exercise (With Solution)






Fig. 10-8 : 7-Variable Minimzation Exercise (With Solution)




Fig. 10-9 : Eight-Variable Karnaugh Map, and Its Developmenet

Number of Variables in The Function									
Size of Cell	2	3	4	5	6	7	8		
Single Square	2	3	4	5	6	7	8		
2-Square Cell	1	2	3	4	5	6	7		
4-Square Cell		1	2	3	4	5	6		
8-Square Cell			1	2	3	4	5		
16-Square Cell				1	2	3	4		
32-Square Cell					1	2	3		
64-Square Cell						1	2		
128-Square Cell							1		

Fig. 10-11: Number of Variables Required to Define Certain Cell Address




Fig. 10-10: 8-Variable Minimzation Exercise


Semi-Karnaugh Maps

T.B.D.

PNEUMATIC FLOW-TABLE METHODE

Fig.11-1 : Flip-Flop Valve and Steering Valve

b. Steering Valve



11-1

Fig. 11-2 : Two Steering Valves providing 3 addresses

Fig. 11-3 : Three Steering Valves providing 4 addresses

START, A+, A-, A+, A-, A+, A-

a. Process sequence

a1	a2	A+	A-	a1 a2	A+	A-
1		1		y1' 1 R3	1	
	2		1	y3' 2 S1 R2		1
3		1		y1.y2' (3) S3 R4	1	
	4		1	y3.y4' 4 S2		1
5		1		y1.y2 5 S4	1	
	6		1	y3.y4 6 R1		1


b. Flow Table

c. Complete Flow Table

S1= a2.y3' S2 = a2.y3.y4' S3 = a1.y1.y2' S4 = a1.y1.y2 R1 = a2.y3.y4 R2 = a2.y3' R3 = a1.y1' R4 = a1.y1.y2'

A+ = a1.y1'.Start+a1.y1.y2'+a1.y1.y2 = a1.y1'.Start+a1.y1 A- = a2.y3'+a2.y3.y4'+a2.y3.y4 = a2.y3'+a2.y3 = a2

d. Exitation and Output Functions



a. Process sequence

a1.b1	a2.b1	a2.b2	a1.b2	A +	A-	B+	B-
y1'1				1			
	1 R2					1	
		y2' 3 R3			1		
			y3' 4 S1				1
y1 5 s2				1		1	
·		y2 6 S3			1		
			y3 7 R1				1

b. Complete Flow Table

$$\begin{split} &S1 = a1.b2.y3' &S2 = a1.b1.y1 &S3 = a2.b2.y2 \\ &R1 = a1.b2.y3 &R2 = a2.b1 &R3 = a2.b2.y2' \\ &A+ = a1.b1.y1'.Start+a1.b1.y1 = a1.b1.Start+a1.b1.y1 \\ &A- = a2.b2.y2'+a2.b2.y2 = a2.b2 \\ &B+ = a2.b1+a1.b1.y1 \\ &B- = a1.b2.y3'+a1.b2.y3 = a1.b2 \end{split}$$

c. Exitation and Output Functions




Fig. 11-5 : Pneumatic Flow-Table Design for Sequence START,A+,B+,A-,B-, $\begin{bmatrix} A+\\B+ \end{bmatrix}$,A-,B-

START,A+,B+,B-,C+,B+,B-,C-,A-

a. Process sequence

a1.b1.c1 (a1)	a2.b1.c1	a2.b2.c1 (b2.c1)	a2.b1.c2 (b1.c2)	a2.b2.c2 (b2.c2)	A+	Α-	B+	B-	C+	C-
1 R1					1					
	y1'2						1			
		3 S1 R2						1		
	y1.y2'4 R3								1	
			y3' <u>(5</u>)				1			
				6 S3				1		
			y3(7)S2							1
	y1.y2 8					1				

b. Complete Flow Table

c. Simplifiying Input Map

S1 = b2.c1 S2 = b1.c2.y3 S3 = b2.c2 R1 = a1 R2 = b2.c1 R3 = a2.b1.c1.y1.y2'

d. Exitation and Output Functions




Fig. 11-6: Pneumatic Flow-Table Design for Sequence START, A+, B+, B-, C+, B+, B-, C-, A-

MOTION ACTUATORS

Linear and Angular Motion
Electrical Linear Actuators
Electrical Rotary Actuators
Fluid-power Linear Actuators
Fluid-power Rotating Actuators
Boolean Functions Standard Formats





Fig. 11-3: Eight types of **Pneumatic rotary actuators**






Fig. 11-1: Solenoid

or pro-




Fig. 11-4: Pneumatic cylinder With air cushions




Fig. 12-6: Fifteen ways of using cylindres





Fig. 12-5: Basic cylinder types






Fig. 12-7: Two application of "airstroke" Actuator (Firestonr)




Fig. 12-8: Eight types of Pneumatic rotary actuators




Fig. 3—Reversible vane-type air motor. To reverse direction of rotation, inlet line is moved from one port to the other.

Fig. 12-9: Air motor

SENSORS

Electric Position Sensors
Contacts Symbols
Photoelectric Sensors
Reed Switches
Proximity Sensors
Pressure, Flow and Level Switches
Pneumatic Limit Valves
Back-Pressure Sensors




Fig. 13-4 : SPDT switch with (a) break-before-make (BBM) contacts, and (b) make-before-break (MBB) contacts





Fig. 13-5: SPDT Three operating modes of photoelectric sensor –

- (a) through beam
- (b) reflection from target
- (c) retroreflection

Fig. 13-11: Use of magnetic proximity sensor To measure rotational velocity








Fig. 13-8: Arc suppression method for protecting relay & switch controls



Air Cylinder Controls Magnetic Reed Switch

An SPST magnetic reed switch slides in a track on an air cylinder to operate relays, solenoids, timers, and other electrical equipment. A permanent magnet attached to the piston activates the switch. Six bore sizes are available from 11/16 to 2½ in. with strokes to 32 in.

Fig. 13-7: Use of reed switch to sense piston position



of magnetic proximity semeasure rotational velocity

Fig. 13-9: Proximity sensor


With an unbroken bit, the Mark III continued of the machine is under the damage and operation.

Detection of Improper Part Position—

With the part in proper position, the Mark III entered of the Mark III entered of the damage and the damage and

Broken Bit Detection -

Fig. 13-10: Proximity sensor application






Fig. 1. Simplified sketches of three basic types of pressure switches: (a gage senses pressure above atmosphere, (b) vacuum or compound (also gage) senses pressures less than atmospheric, (c) absolute senses pressures is than atmospheric, (c) absolute senses pressures is than atmospheric, (c) absolute senses pressures independent of atmospheric pressure, and (d) differential responding the property of the pressure of the press

Fig. 13-12: Four basic types of pressure switches





Fig. 13-15: Two flow switches (based on reed switch)








Fig. 13-13: pressure switch

(13-14: Level switch (based On reed switch)








Fig. 13-18:

Pneumatic limit valves and their fluid-power symbols:

(a) a 3/2 valve, and (b) a 5/2 valve. (Spool Type)





Fig. 13-19:

3/2 limit valve (Poppet Type)

Fig. 13-21 : Back-pressure sensor with overtravel rotection Po Fig. 13-20 : Flapper-Nozzle Fig. 13-21: Back-pressure system used as sensor with Fig. 13-22: Detecting liquid level of back-pressure overtravel rotection power level using back-pressure sensor (bubble tube) (b) Fig. 13-23: Annular back-pressure (b) sensor P0 high (a) output pressure P0 low אספקה Fig. 13-24: Interruptable-jet Fig. 13-25: Interruptable-jet sensor Fig. 13-26: Interruptable-jet sensor (insensitive to dirt) sensor (with remote actuation) ng Sensor AIR LOGIC CO.) Fig. 2-28: 700 Fig. 13-27 : Ultrasonic sensor, and several applications


CHAPTER 14 FRAFCET METHODE




ZB2 ZBk ZB1 + XBk-1 Xi-P ⊢ XB2 XB1 XBK Zi+1 ᇤ ਲ Ŋ Xi+1 Ξ ZA2 ZA1 ZAj ⊢ XAJ-1 ⊢ Xi-P XA1 + XA2 XAj **A**2 Æ

"Ready" Signal M Fig. 14-1 : GRAFCET for Automated Mixing System (Fig. 5-11) - Valve D is Closed ۵ START - L' iL. Ē щ Ġ Ytmr Wait 5 END က

Fig. 14-2 : GRAFCET for Alternate Parallel Paths





אוטומציה תעשייתית – שקפי לימוד הפקולטה להנדסת מכונות