


Mesh of following tutorials:


Getting started from scratch with Digilent Zybo Z7 Xilinx Zynq FPGA board using Vivado 2018.3: https://www.youtube.com/watch?v=12mnBk5SrIk


Vitis Beginner Tutorial- Creating GPIO project: https://www.youtube.com/watch?v=3D2-OPArCiA

















Create Block Design


Open Block Design


Generate Block Design




















































<u>Let Vivado manage wrapper and auto-update</u>

Cancel


?


BLOCK DESIGN - design_1




Add Sources						
This guides you through the process of adding and creating sources for your project						
Add or <u>c</u> reate constraints						
Add or create design sources						
O Add or create simulation sources						
< <u>B</u> ack <u>N</u> ext >						

Add or Create Constraints Specify or create constraint files for physical and timing constraint to add to your project. Specify constraint set: constrs_1 (active) Lack | Constraint | C











Boards and Components -

Test and Measurement Equipment -

DAQ and Datalogging •

Software -

FREE US shipping on orders \$35+ >>


You are here:: Digilent Reference / Programmable Logic / Zybo Z7

Zybo Z7


The Zybo Z7 is a feature-rich, ready-to-use embedded software and digital circuit development board built around the Xilinx Zyng-7000 family. The Zyng family is based on the Xilinx All


Documentation


- Zybo Z7 Reference Manual
- Xilinx Zynq Datasheet
- Xilinx Zynq Technical Reference Manual
- Master XDC Files
- Petalinux Support for Digilent Boards
- reVISION Platforms





s://github.com/Digilent/digilent-xdc/blob/master/Zybo-Z7-Master.xdc











Run Synthesis

✓ IMPLEMENTATION

Run Implementation


▼ PROGRAM AND DEBUG


👫 <u>Generate Bitstream</u>

Open Hardware Manager


> Open Synthesized Design

> Open Implemented Design













- ▼ PROGRAM AND DEBUG
 - ↓ Generate Bitstream
 - > Open Hardware Manager














Outp	ut
Set the	platform properties to inform downstream tools of the intended use of the target platform's hardwar
0	Pre-synthesis
	This platform includes a hardware specification for downstream software tools.
•	Include bitstream This platform includes the complete hardware implementation and bitstream, in addition to the hard software tools.
	< <u>B</u> ack <u>N</u> ext >













Create new platform project


Enter a name for your platform project




Platform

Choose a platform for your project. You can also create an application from XSA through the 'Create a new platform from hardware (XSA)' tab.







Application Project Details

Specify the application project name and its system project properties

Application project name: project_name_app	pl .			
System Project				
Create a new system project for the applic	ation or select an existing one from th	e workspace 🕡		
Select a system project	System project details			
Create new				
•	System project name	project_name_app_syst	tem	
	Target processor			
	Select target process	or for the Application proje	ect.	
	Processor	Associated applications		
	ps7_cortexa9_0	project_name_app		
	Show all processors i	n the hardware specification	on 🗆 🔐)
		,		
?			< Back	Next > N

Domain

Select a domain for your project or create a new domain

