


Mesh of following tutorials:

Getting started from scratch with Digilent Zybo Z7 Xilinx Zynq FPGA board using Vivado 2018.3:

<https://www.youtube.com/watch?v=12mnBk5SrIk>

Vitis Beginner Tutorial- Creating GPIO project: <https://www.youtube.com/watch?v=3D2-OPArCiA>



Project name:

Project location:

☒ Create project subdirectory

Project will be created at:

- ☒ **RTL Project**  
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
- ☐ Do not specify sources at this time
- ☐ Project is an extensible Vitis platform
- ☐ **Post-synthesis Project**  
You will be able to add sources, view device resources, run design analysis, planning and implementation.
- ☐ Do not specify sources at this time
- ☐ **I/O Planning Project**  
Do not specify design sources. You will be able to view part/package resources.
- ☐ **Imported Project**  
Create a Vivado project from a Synplify Project File.
- ☐ **Example Project**  
Create a new Vivado project from a predefined template.



&lt; Back

Next &gt;

Finish

### Add Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those files, to add to your project. Create a new source file on disk and add it to your project and create sources later.



Use Add Files, Add Directories or Create File buttons below

Add Files

Add Directories

Create File

☐ Scan and add RTL include files into project☐ Copy sources into project☒ Add sources from subdirectories

Target language: Verilog

Simulator language: Mixed



&lt; Back

Next &gt;

## Default Part

Choose a default Xilinx part or board for your project.

Parts | Boards

[Reset All Filters](#)

Category: All

Package: All

Temperature: All

Family: All

Speed: All

Static power: All

Search:  (3 matches)

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	HNICX	BUF
xc7z020clg400-3	400	125	53200	106400	140	0	220		32
xc7z020clg400-2	400	125	53200	106400	140	0	220		32
xc7z020clg400-1	400	125	53200	106400	140	0	220		32





< Back

Next >

E

## New Project Summary

-  A new RTL project named 'projectName' will be created.
-  No source files or directories will be added. Use Add Sources to add them later.
-  No constraints files will be added. Use Add Sources to add them later.
-  The default part and product family for the new project:  
Default Part: xc7z020clg400-1  
Family: Zynq-7000  
Package: clg400  
Speed Grade: -1

To create the project, click Finish

< Back



Next >

Finish

### Flow Navigator





#### PROJECT MANAGER


-  Settings
- Add Sources
- Language Templates
-  IP Catalog

#### IP INTEGRATOR


- Create Block Design
- Open Block Design
- Generate Block Design



design is empty. Press the **+** button to add IP.



Designer Assistance available. [Run Block Automation](#)



#### Run Block Automation

Automatically make connections in your design by checking the boxes of the blocks to connect. Select a block on the left to display its configuration options on the right.



- ✓ All Automation (1 out of 1 selected)
- ✓ processing\_system7\_0

#### Description

This option sets the board preset on the Processing System. All current properties will be overwritten by the board preset. This action cannot be undone. Zynq7 block automation applies current board preset and generates external connections for FIXED\_IO, Trigger and DDR interfaces.

NOTE: Apply Board Preset will discard existing IP configuration - please uncheck this box, if you wish to retain previous configuration.

Instance: /processing\_system7\_0

#### Options

Make Interface External: FIXED\_IO, DDR



Cross Trigger In: Disable ▼

Cross Trigger Out: Disable ▼



OK

Cancel



Create Port

×

Create port and connect it to selected pins and ports

Port name:

led

×

Direction:

Output

▼

Type:

Other

▼

☒ Create vector:

from

3

to

0

Frequency (MHz):

Interrupt type:

☒ Level

☐ Edge

Sensitivity:

☒ Active High

☐ Active Low

☐ Connect to matching selected ports

?

OK

Cancel

- ×

Properties...

Ctrl+E
- Delete

Delete
- Copy

Ctrl+C
- Paste

Ctrl+V
- Search...

Ctrl+F
- Select All

Ctrl+A
- +

Add IP...

Ctrl+I
- Add Module...

Search:


count

×

(1 match)

Binary Counter





**Binary Counter (12.0)**

Documentation IP Location

IP Symbol Information

☐ Show disabled ports

Component Name

**Basic** **Control**

Implement using

Output Width  [1 - 256]

Increment Value (Hex)  Range: 1...FFFFFFF

☐ Loadable

☐ Restrict Count

Final Count Value (Hex)  Range: 1...FFFFFFFE




Count Mode




☐ Sync Threshold Output

Threshold Value (Hex)  Range: 1...FFFFFFFE

CLK Q[31:0]

OK Cancel





## Slice (1.0)



[Documentation](#) [IP Location](#)

☐ Show disabled ports


Component Name

Din Width  [2 - 4096]

Din From  [23 - 31]

Din Down To  [0 - 255]

Dout Width







OK

Cancel



Diagram x Address Editor x



Regenerate Layout



BLOCK DESIGN - design\_1



Sources x Design Signals ? \_ □

Q | ≡ | ⇅ | + | ? | ● 0

▼ Design Sources (1)

- > ● design\_1\_wrapper (design\_1\_wrapper.v) (1)

▼ Constraints

- constrs\_1

▼ Simulation S

- > sim\_1 (1)

> Utility Source

Hierarchy IP S

Constraint Set Pro

constrs\_1

Default director

Constraint Set Properties... Ctrl+E

Hierarchy Update ▶

Refresh Hierarchy

IP Hierarchy ▶

Make Active

Copy Constraints Set...

Edit Constraints Sets...

Edit Simulation Sets...

+ Add Sources... Alt+A

Report IP Status

## Add Sources

This guides you through the process of adding and creating sources for your project

- ☒ Add or create constraints
- ☐ Add or create design sources
- ☐ Add or create simulation sources

< Back

Next >



## Add or Create Constraints

Specify or create constraint files for physical and timing constraint to add to your project.


Specify constraint set: constrs\_1 (active) ▼




Use Add Files or Create File buttons below

Add Files

Create File

 Create Constraints File ✕

Create a new constraints file and add it to your project 

File type:

📄 XDC ▼

File name:

zyboz7\_io ✕

File location:





📁 <Local to Project> ▼

?

OK


Cancel

Specify constraint set: constrs\_1 (active)




   







Constraint File	Location
zyboz7_io.xdc	<Local to Project>



☐ Copy constraints files into project




## BLOCK DESIGN - design\_1

**Sources** x **Design** **Signals** ? \_ □   

     0 

- Design Sources (1)
  -  **design\_1\_wrapper** (design\_1\_wrapper.v) (1)
- Constraints (1)
  - constrs\_1 (1)
    -  zyboz7\_io.xdc
- Simulation Sources (0)
  - sim\_1 (1)
- Utility Sources

Source File Properties... Ctrl+E

 Open File Alt+O

Open With ▶



You are here:: [Digilent Reference](#) / [Programmable Logic](#) / [Zybo Z7](#)

## Zybo Z7

The Zybo Z7 is a feature-rich, ready-to-use embedded software and digital circuit development board built around the Xilinx Zynq-7000 family. The Zynq family is based on the Xilinx All

## Documentation

- [Zybo Z7 Reference Manual](#)
- [Xilinx Zynq Datasheet](#)
- [Xilinx Zynq Technical Reference Manual](#)
- [Master XDC Files](#)
- [Petalinux Support for Digilent Boards](#)
- [reVISION Platforms](#)

https://github.com/Digilent/digilent-xdc/

License.txt

Nexys-4-DDR-Master.xdc

Nexys-4-Master.xdc

Nexys-A7-100T-Master.xdc

Nexys-A7-50T-Master.xdc

Nexys-Video-Master.xdc

README.md

Sword-Master.xdc

USB104-A7-100T-Master.xdc

Zedboard-Master.xdc

Zybo-Master.xdc

[Zybo-Z7-Master.xdc](#)

https://github.com/Digilent/digilent-xdc/blob/master/Zybo-Z7-Master.xdc

## digilent-xdc / Zybo-Z7-Master.xdc

Code

Blame

198 lines (156 loc) · 17 KB

```
22  #set_property -dict { PACKAGE_PIN K19    IOSTANDARD LVCMOS33 } [ge
23  #set_property -dict { PACKAGE_PIN Y16    IOSTANDARD LVCMOS33 } [ge
24
25
26  ##LEDs
27  #set_property -dict { PACKAGE_PIN M14    IOSTANDARD LVCMOS33 } [ge
28  #set_property -dict { PACKAGE_PIN M15    IOSTANDARD LVCMOS33 } [ge
29  #set_property -dict { PACKAGE_PIN G14    IOSTANDARD LVCMOS33 } [ge
30  #set_property -dict { PACKAGE_PIN D18    IOSTANDARD LVCMOS33 } [ge
31
32
33  ##RGB LED 5 (Zybo Z7-20 on
34  #set_property -dict { PACK
35  #set_property -dict { PACK
36  #set_property -dict { PACK
37
```







Undo



Redo

Cut

Copy

Paste



	Save File	Ctrl+S
	Save File As...	
	Save All Files...	
	Find Usages...	Ctrl+Alt+U
	Go to Definition	Ctrl+Shift+D
	Undo	Ctrl+Z
	Redo	Ctrl+Shift+Z
	Cut	Ctrl+X
	Copy	Ctrl+C
	Paste	Ctrl+V
	Duplicate Selection	Ctrl+D



## Flow Navigator



### ▼ PROJECT MANAGER

-  Settings
- Add Sources
- Language Templates
-  IP Catalog


### ▼ IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design


### ▼ SIMULATION

- Run Simulation

### ▼ RTL ANALYSIS

-  Run Linter
- > Open Elaborated Design


### ▼ SYNTHESIS

-  Run Synthesis
- > Open Synthesized Design

### ▼ IMPLEMENTATION

-  Run Implementation
- > Open Implemented Design

### ▼ PROGRAM AND DEBUG


-  [Generate Bitstream](#)
- > Open Hardware Manager



There are no implementation results available. OK to launch synthesis and implementation?  
'Generate Bitstream' will automatically start when synthesis and implementation completes.

Yes

No



### Options

8


C

☐

Cancel

Tcl Console																					Messages		Log		Reports		Design Runs										x						
Name		Constraints		Status		WNS		TNS		WHS		THS		WBSS		TPWS		Total Power		Failed Routes		Methodology		RQA Score		QoR Suggestions		LUT		FF		BRAM		URAM		DSP		Start		Elapsed			
✓ synth_1 (active)		constrs_1		synth_design Complete!																						0		0		0		0		0		2/9/24		00:00:34					
✓ impl_1		constrs_1		write_bitstream Complete!		17.166		0.000		0.252		0.000				0.000		1.666		0		4 Warn		✓		1		28		0		0		0		2/9/24		00:01:01					
➤		Out-of-Context Module Runs																																									







▼ PROGRAM AND DEBUG

Generate Bitstream

> [Open Hardware Manager](#)




HARDWARE MANAGER - unconnected


 No hardware target is open. [Open target](#)

Hardware


HARDWARE MANAGER - unconnected

 No hardware target is open. [Open target](#)

Hardware


 Auto Connect  
Recent Targets  
Available Targets on Server  
Open New Target...

HARDWARE MANAGER - localhost/xilinx\_tcf/Digilent/210351AD66ADA


 There are no debug cores. [Program device](#) [Refresh device](#)


Hardware

Project name:




 Program Device




Select a bitstream programming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores contained in the bitstream programming file.



Bitstream file:  

Debug probes file:  

☒ Enable end of startup check



## Output

Set the platform properties to inform downstream tools of the intended use of the target platform's hardware.

- ☐ Pre-synthesis  
This platform includes a hardware specification for downstream software tools.
- ☒ Include bitstream  
This platform includes the complete hardware implementation and bitstream, in addition to the hardware specification for downstream software tools.

< Back

Next >

## Files

Enter the name of your hardware platform file, and the directory where the XSA file will be stored.

XSA file name:



Export to:



The XSA will be written to:

< Back

Next >

Finish






Create new platform project

Enter a name for your platform project

This wizard will guide you through creation of a platform project from the output of Vivado [Xilinx Shell Archive (XSA)] or from an existing platform project. Platforms are currently supported for emulated and hardware targets.

Platform project name:



- A platform provides hardware information and so
- A system project contains one or more application
- A domain provides runtime for applications, such
- A workspace can contain unlimited platforms and

A new platform project can be created from one of the two inputs:

From hardware specification (XSA)

Create a new platform project from a hardware specification file. You can specify the OS and processor to start with. The platform can be edited in the platform project editor.

From existing platform

Load the platform definition from an existing platform. You can choose any platform from the platform repository as a base for your platform project.



< Back

Next >

Create a new platform from hardware (XSA)

Select a platform from repository

Hardware Specification

Provide your XSA file or use a pre-built board description

XSA File:

vck190  
vmk180  
zc702  
zc706  
zcu102

Browse...



## Platform

Choose a platform for your project. You can also create an application from XSA through the 'Create a new platform from hardware (XSA)' tab.

Create a new platform from hardware (XSA)

Select a platform from repository

Hardware Specification

XSA File:

design\_1\_wrapper.xsa

vck190  
vmk180  
zc702  
zc706  
zcu102  
zcu106  
zed

design\_1\_wrapper.xsa

Software Specification

Specify the details for the initial domain to be added to the platform. More domains can be added after the platform is created by double clicking the platform.spr file

Operating system: standalone

Processor: ps7\_cortexa9\_0

Note: A domain with selected operating system and processor will be added to the platform. The platform project can be modified later to add new domains and change settings.


Boot Components



☒ Generate boot components

< Back

Next >

Finish





Specify the application project name and its system project properties

## System Project



+ Create new...

[illegible]

[Next >](#)



## Domain

Select a domain for your project or create a new domain

Select the domain that the application would link to or create a new domain

Note: New domain created by this wizard will have all the requirements of the application template selected in the next step

Select a domain

standalone on ps7\_cortexa9\_0

+ Create new...

### Domain details

Name: standalone\_domain

Display Name: standalone on ps7\_cortexa9\_0

Operating System: standalone

Processor: ps7\_cortexa9\_0



< Back

Next >

Available Templates:

Find:



▼ Embedded software development templates

Dhrystone  
Empty Application (C++)  
Empty Application(C)  
Hello World  
lwIP Echo Server  
lwIP TCP Perf Client  
lwIP TCP Perf Server  
lwIP UDP Perf Client  
lwIP UDP Perf Server  
Memory Tests  
OpenAMP echo-test  
OpenAMP matrix multiplication Demo  
OpenAMP RPC Demo  
Peripheral Tests  
RSA Authentication App  
Zynq DRAM tests  
Zynq FSBL

**Empty Application(C)**

A blank C project.



< Back

Next >

Finish

