3 8 3 Cond 0 0 Opcode S Rd Operand 2 Rn Data Processing / PSR Transfer 0 0 0 0 0 0 Α S Cond Rd Rn Rs 1 0 0 1 Rm Multiply S Cond 0 0 0 1 U Α RdHi RdLo Rn 1 0 0 Rm Multiply Long 0 0 0 O В 0 0 O 0 0 0 1 O 0 Cond 1 Rn Rd 1 Rm Single Data Swap 0 n n 0 O 1 n O Cond 1 1 1 1 1 1 1 1 n 1 Rn 1 Branch and Exchange 0 0 Р IJ 0 W I 0 0 0 1 S Н Halfword Data Transfer: Cond Rn Rd Rm register offset 0 Р 1 W s 0 U Rn Rd Offset 1 H 1 Offset Halfword Data Transfer-Cond immediate offset PU BWL Cond 1 Rn Rd Offset Single Data Transfer Cond 0 1 1 1 Undefined 0 0 PU SWL Cond Rn Register List Block Data Transfer 1 Cond 0 1 Offset Branch UNWL 0 Р CRd CP# Offset Cond 1 Rn Coprocessor Data Transfer 0 Cond 1 1 CP Opc CRn CRd CP# CP 0 CRm Coprocessor Data Operation 0 CP Opc L CRn CP 1 CRm Cond 1 RdCP# Coprocessor Register Transfer 1 Ignored by processor Cond 1 Software Interrupt 8 76