

3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0

Cond	0	0	1	Opcode				S	Rn				Rd				Operand 2											
Cond	0	0	0	0	0	0	A	S	Rd				Rn				Rs		1	0	0	1	Rm					
Cond	0	0	0	0	1	U	A	S	RdHi				RdLo				Rn		1	0	0	1	Rm					
Cond	0	0	0	1	0	B	0	0	Rn				Rd				0	0	0	0	1	0	0	1	Rm			
Cond	0	0	0	1	0	0	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0	1	Rn					
Cond	0	0	0	P	U	0	W	L	Rn				Rd				0	0	0	0	1	S	H	1	Rm			
Cond	0	0	0	P	U	1	W	L	Rn				Rd				Offset				1	S	H	1	Offset			
Cond	0	1	1	P	U	B	W	L	Rn				Rd				Offset											
Cond	0	1	1														1											
Cond	1	0	0	P	U	S	W	L	Rn				Register List															
Cond	1	0	1	L	Offset																							
Cond	1	1	0	P	U	N	W	L	Rn				CRd		CP#		Offset											
Cond	1	1	1	0	CP Opc				CRn				CRd		CP#		CP		0	CRm								
Cond	1	1	1	0	CP Opc				L	CRn				Rd		CP#		CP		1	CRm							
Cond	1	1	1	1	Ignored by processor																							

*Data Processing /
PSR Transfer*

Multiply

Multiply Long

Single Data Swap

Branch and Exchange

*Halfword Data Transfer:
register offset*

*Halfword Data Transfer:
immediate offset*

Single Data Transfer

Undefined

Block Data Transfer

Branch

*Coprocessor Data
Transfer*

*Coprocessor Data
Operation*

*Coprocessor Register
Transfer*

Software Interrupt

3 3 2 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 9 8 7 6 5 4 3 2 1 0
1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0